Patent US3417626A successfully refreshed from Google Patents.
Patent US7476933B2 successfully refreshed from Google Patents.
US7476933B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Vertical gated access transistor
Assignee: Micron Technology Inc
•
Filing: 2006-03-02
•
Granted: 2009-01-13
•
Expires: 2026-03-02
Abstract
Abstract According to one embodiment of the present invention, a method of forming an apparatus comprises forming a plurality of deep trenches and a plurality of shallow trenches in a first region of a substrate. At least one of the shallow trenches is positioned between two deep trenches. The plurality of shallow trenches and the plurality of deep trenches are parallel to each other. The method further comprises depositing a layer of conductive material over the first region and a second region of the substrate. The method further comprises etching the layer of conductive material to define a plurality of lines separated by a plurality of gaps over the first region of the substrate, and a plurality of active device elements over the second region of the substrate. The method further comprises masking the second region of the substrate. The method further comprises removing the plurality of lines from the first region of the substrate, thereby creating a plurality of exposed areas from which the plurality of lines were removed. The method further comprises etching a plurality of elongate trenches in the plurality of exposed areas while the second region of the substrate is masked.
Inventors
- 👤 Werner Juengling
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:41
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0158; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/05; H10B12/053; H10B12/056; H10B12/09; H10B12/30; H10B12/34; H10B12/36; H10D30/00; H10D30/60; H10D30/63; H10D64/00; H10D64/01; H10D64/017; H10D84/0135; H10D84/0151; H10D84/02; H10D84/03; H10D84/038; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0143; H10W10/0145; H10W10/10; H10W10/17; H10D30/01; H10D30/021; H10D30/024; H10D30/62; H10D30/6211; H10D30/6212; H10D84/837
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
193 words
An apparatus comprising: a semiconductor substrate having an array portion and a logic portion; at least one U-shaped semiconductor structure formed in the substrate array portion, the semiconductor structure comprising a first source/drain region positioned atop a first pillar, a second source/drain region positioned atop a second pillar, and a U-shaped channel connecting the first and second source/drain regions, wherein the U-shaped channel is contiguous with the semiconductor substrate; an elongated spacer formed adjacent to the U-shaped semiconductor structure, wherein the elongated spacer is formed in an intermediate-depth trench that is deeper than a shallow trench that separates the first pillar from the second pillar, the intermediate-depth trench having a floor defined by the semiconductor substrate; a deep trench having a floor defined by the semiconductor substrate, the floor of the deep trench being deeper than the floor of the intermediate trench, wherein the deep and shallow trenches are parallel to each other; and at least one transistor device formed over the substrate logic portion, the transistor device including a gate dielectric layer and a gate material, wherein the gate dielectric layer is elevated with respect to the first and second source/drain regions.
Claim 2
Independent Claim
193 words
An apparatus comprising: a semiconductor substrate having an array portion and a logic portion; at least one U-shaped semiconductor structure formed in the substrate array portion, the semiconductor structure comprising a first source/drain region positioned atop a first pillar, a second source/drain region positioned atop a second pillar, and a U-shaped channel connecting the first and second source/drain regions, wherein the U-shaped channel is contiguous with the semiconductor substrate; an elongated spacer formed adjacent to the U-shaped semiconductor structure, wherein the elongated spacer is formed in an intermediate-depth trench that is deeper than a shallow trench that separates the first pillar from the second pillar, the intermediate-depth trench having a floor defined by the semiconductor substrate; a deep trench having a floor defined by the semiconductor substrate, the floor of the deep trench being deeper than the floor of the intermediate trench, wherein the deep and shallow trenches are parallel to each other; and at least one transistor device formed over the substrate logic portion, the transistor device including a gate dielectric layer and a gate material, wherein the gate dielectric layer is elevated with respect to the first and second source/drain regions.
Claim 3
Dependent Claim
17 words
The apparatus of claim 1 , wherein the at least one transistor device is a planar transistor.
Claim 4
Dependent Claim
21 words
The apparatus of claim 1 , wherein the first and second source/drain regions further comprise a region of doped semiconductor material.
Claim 5
Dependent Claim
24 words
The apparatus of claim 1 , wherein a first U-shaped semiconductor structure is separated from a second U-shaped semiconductor structure by the deep trench.
Claim 6
Dependent Claim
20 words
The apparatus of claim 4 , wherein the deep trench and the shallow trench are filled with an oxide material.
Claim 7
Dependent Claim
23 words
The apparatus of claim 1 , further comprising a spacer formed adjacent to a vertical sidewall of the at least one transistor device.
Claim 8
Dependent Claim
13 words
The apparatus of claim 6 , wherein the spacer comprises a nitride material.
Claim 9
Dependent Claim
27 words
The apparatus of claim 6 , wherein the spacer has a width that is greater than or equal to half of a width of the first pillar.
Claim 10
Dependent Claim
21 words
The apparatus of claim 1 , wherein the elongated spacer is separated from the U-shaped semiconductor structure by an oxide layer.
Claim 11
Dependent Claim
15 words
The apparatus of claim 1 , wherein the elongated spacer comprises a conductive gate material.
Claim 12
Dependent Claim
14 words
The apparatus of claim 1 , wherein the elongated spacer crosses the shallow trench.
Claim 13
Dependent Claim
22 words
The apparatus of claim 1 , wherein the at least one transistor device does not include an insulating cap layer formed thereover.
Claim 14
Dependent Claim
15 words
The apparatus of claim 1 , wherein the gate dielectric layer comprises an oxide material.
Claim 15
Dependent Claim
15 words
The apparatus of claim 1 , wherein the gate material comprises a polycrystalline silicon material.
Claim 16
Dependent Claim
15 words
The apparatus of claim 14 , wherein the gate material further comprises a metal silicide.
Claim 17
Dependent Claim
24 words
The apparatus of claim 15 , wherein the metal silicide comprises a material selected from the group consisting of tungsten silicide and titanium silicide.
Claim 18
Dependent Claim
27 words
The apparatus of claim 1 , further comprising: a capacitor formed over the first source/drain region; and an insulated bit line formed over the second source/drain region.
Claim 19
Dependent Claim
140 words
A memory device comprising: a substrate having an array portion and a logic portion; a plurality of U-shaped semiconductor structures that are formed in the array portion of the substrate, wherein the U-shaped semiconductor structures are defined by a pattern of alternating deep and shallow trenches that are crossed by a pattern of intermediate-depth trenches, and wherein the deep and intermediate trenches have floors defined by the substrate, the deep trenches being deeper than the intermediate trenches when measured from a common reference elevation to the floors of the deep and intermediate trenches; an elongated spacer formed adjacent to the U-shaped semiconductor structures and in the intermediate-depth trenches; and a plurality of transistor devices formed over the logic portion of the substrate, wherein the transistor devices include a gate oxide layer, an uncapped gate layer, and a sidewall spacer structure.
Claim 20
Dependent Claim
140 words
A memory device comprising: a substrate having an array portion and a logic portion; a plurality of U-shaped semiconductor structures that are formed in the array portion of the substrate, wherein the U-shaped semiconductor structures are defined by a pattern of alternating deep and shallow trenches that are crossed by a pattern of intermediate-depth trenches, and wherein the deep and intermediate trenches have floors defined by the substrate, the deep trenches being deeper than the intermediate trenches when measured from a common reference elevation to the floors of the deep and intermediate trenches; an elongated spacer formed adjacent to the U-shaped semiconductor structures and in the intermediate-depth trenches; and a plurality of transistor devices formed over the logic portion of the substrate, wherein the transistor devices include a gate oxide layer, an uncapped gate layer, and a sidewall spacer structure.
Claim 21
Dependent Claim
44 words
The memory device of claim 18 , wherein the plurality of transistor devices are formed using a photolithographic mask that is also simultaneously used to pattern at least a portion of the plurality of U-shaped semiconductor structures over the array portion of the substrate.
Claim 22
Dependent Claim
20 words
The memory device of claim 18 , wherein the alternating deep and shallow trenches are filled with an oxide material.
Claim 23
Dependent Claim
21 words
The memory device of claim 18 , wherein the alternating deep and shallow trenches are filled with a spin-on dielectric material.
Claim 24
Dependent Claim
21 words
The memory device of claim 18 , wherein the shallow trenches are at least partially filled with a conductive gate material.
Claim 25
Dependent Claim
24 words
The memory device of claim 18 , wherein the U-shaped semiconductor structures include a channel portion that is contiguous with the substrate array portion.
Claim 26
Dependent Claim
14 words
The memory device of claim 18 , wherein the substrate comprises single crystal silicon.
Claim 27
Dependent Claim
25 words
The memory device of claim 18 , wherein the plurality of transistor devices formed over the logic portion of the substrate are planar transistor devices.
Claim 28
Dependent Claim
31 words
The memory device of claim 18 , wherein the plurality of transistor devices formed over the logic portion of the substrate include a silicide region positioned over the uncapped gate layer.
Claim 29
Dependent Claim
25 words
The memory device of claim 26 , wherein the silicide region comprises a material selected from the group consisting of tungsten silicide and titanium silicide.
References Cited (Backward Citations)
US4234362A
Cited
US4508579A
Cited
US4432132A
Cited
US4419809A
Cited
US4502914A
Cited
US4570325A
Cited
US4984039A
Cited
US4648937A
Cited
EP0227303A2
Cited
US5514885A
Cited
US4776922A
Cited
US4838991A
Cited
US5328810A
Cited
US5013680A
Cited
EP0491408A2
Cited
US5315142A
Cited
JPH05343370A
Cited
US5330879A
Cited
US5408116A
Cited
US5319753A
Cited
US5502320A
Cited
DE4408764A1
Cited
US5398205A
Cited
US6042998A
Cited
US6404056B1
Cited
JPH0855920A
Cited
JPH0855908A
Cited
US5795830A
Cited
US6693324B2
Cited
US6010946A
Cited
US6558756B2
Cited
US5905285A
Cited
US5679591A
Cited
US20020001960A1
Cited
US6468887B2
Cited
US6063688A
Cited
US6229169B1
Cited
US6291334B1
Cited
US6004862A
Cited
US6514884B2
Cited
US6057573A
Cited
US6548396B2
Cited
US6551878B2
Cited
US6768663B2
Cited
US6071789A
Cited
US6890858B2
Cited
US6211044B1
Cited
US20050207264A1
Cited
US6288454B1
Cited
DE19928781C1
Cited
WO2001001489A1
Cited
US6282113B1
Cited
US6362057B1
Cited
US6709807B2
Cited
US6500763B2
Cited
US6573030B1
Cited
US6297554B1
Cited
US6423474B1
Cited
US6632741B1
Cited
US6455372B1
Cited
US6348380B1
Cited
US6667237B1
Cited
US20020158273A1
Cited
US20020063110A1
Cited
US6890812B2
Cited
US6881627B2
Cited
US6597203B2
Cited
US20020130348A1
Cited
US20020135029A1
Cited
US6475867B1
Cited
US6627933B2
Cited
WO2002099864A1
Cited
US6737333B2
Cited
US6707092B2
Cited
US6522584B1
Cited
US6599684B2
Cited
US6744094B2
Cited
US6846618B2
Cited
US6893972B2
Cited
US20030119307A1
Cited
US6638441B2
Cited
US7005240B2
Cited
EP1357433A2
Cited
US6951709B2
Cited
US6602779B1
Cited
US6900521B2
Cited
US6734107B2
Cited
US20030230234A1
Cited
US6777725B2
Cited
US6924191B2
Cited
US6689695B1
Cited
US6835663B2
Cited
US6734063B2
Cited
US6764949B2
Cited
US6673684B1
Cited
US6939808B2
Cited
US6936507B2
Cited
US6888187B2
Cited
US6756284B2
Cited
US6706571B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2012-01-13 | 2012-07-14 | 2013-01-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2016-01-13 | 2016-07-14 | 2017-01-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2020-01-13 | 2020-07-14 | 2021-01-13 | $7700.00 | Window Closed / Lapsed |