US6881627B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Flash memory with ultra thin vertical body transistors
Assignee: Micron Technology Inc
•
Filing: 2002-08-28
•
Granted: 2005-04-19
•
Expires: 2022-08-28
Abstract
Abstract Structures and method for Flash memory with ultra thin vertical body transistors are provided. The Flash memory includes an array of memory cells including floating gate transistors. Each floating gate transistor includes a pillar extending outwardly from a semiconductor substrate. The pillar includes a single crystalline first contact layer and a second contact layer vertically separated by an oxide layer. A single crystalline vertical transistor is formed along side of the pillar. The single crystalline vertical transistor includes an ultra thin single crystalline vertical body region which separates an ultra thin single crystalline vertical first source/drain region and an ultra thin single crystalline vertical second source/drain region. A floating gate opposes the ultra thin single crystalline vertical body region, and a control gate separated from the floating gate by an insulator layer.
Inventors
- 👤 Leonard Forbes
- 👤 Kie Y. Ahn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 08:08
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0416; H; H10; H10B; H10B41/00; H10B41/20; H10B41/23; H10B41/27; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/025; H10D30/0411; H10D30/60; H10D30/63; H10D30/68; H10D30/681; H10D30/689; H10D30/6891; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01332; H10D64/01336; H10D64/0134; H10D64/031; H10D64/035; G11C16/06; G11C16/26; G11C16/28; H10D86/00; H10D86/201
Claims Analysis
Total Claims: 76
Claim 1
Independent Claim
118 words
A method comprising: forming a pillar extending outwardly from a substrate including a first contact layer, and a second contact layer vertically separated from the first contact layer by an oxide layer; forming an ultra thin vertical transistor alongside the pillar, wherein the ultra thin vertical transistor includes: an ultra thin vertical body region, a first ultra thin vertical source/drain region connected to the first contact layer; and a second ultra thin vertical second source/drain region separated from the first ultra thin vertical source/drain region by the ultra thin vertical body region; and forming a floating gate opposing the ultra thin vertical body region; and forming a control gate separated from the floating gate by an insulator layer.
Claim 2
Independent Claim
118 words
A method comprising: forming a pillar extending outwardly from a substrate including a first contact layer, and a second contact layer vertically separated from the first contact layer by an oxide layer; forming an ultra thin vertical transistor alongside the pillar, wherein the ultra thin vertical transistor includes: an ultra thin vertical body region, a first ultra thin vertical source/drain region connected to the first contact layer; and a second ultra thin vertical second source/drain region separated from the first ultra thin vertical source/drain region by the ultra thin vertical body region; and forming a floating gate opposing the ultra thin vertical body region; and forming a control gate separated from the floating gate by an insulator layer.
Claim 3
Dependent Claim
20 words
The method of claim 1 , wherein the ultra thin transistor has a vertical length of less than 100 nanometers.
Claim 4
Dependent Claim
20 words
The method of claim 2 , wherein the ultra thin transistor has a horizontal width of less than 10 nanometers.
Claim 5
Dependent Claim
24 words
The method of claim 1 , wherein forming an ultra thin vertical transistor includes forming the ultra thin transistor from solid phase epitaxial growth.
Claim 6
Dependent Claim
17 words
The method of claim 1 , wherein the first and second contact layers include single crystalline material.
Claim 7
Dependent Claim
27 words
The method of claim 5 , wherein the ultra thin vertical body region, and the first and second ultra thin vertical source/drain regions, include single crystalline material.
Claim 8
Independent Claim
246 words
A method comprising: forming a pillar extending outwardly from a substrate, wherein forming a pillar includes forming a first contact layer and a second contact layer separated from the first contact layer by an oxide layer; forming a pair of vertical transistors along opposing sides of the pillar, wherein forming each vertical transistor of the pair of vertical transistors includes: depositing a polysilicon layer over the pillar, and directionally etching the polysilicon layer to leave a portion of the polysilicon layer only on sidewalls of the pillar; annealing the pillar to form various regions within the portion of the polysilicon layer including a body region, a first source/drain region, and a second source/drain separated from the first source/drain region by the body region, each of the first and second source/drain regions and the body region being ultra thin and vertically oriented, wherein the first and second source/drain regions have material of a first conductivity type, and the body region has material of a second conductive type; and forming a first floating gate opposing the body region and separated therefrom by a gate oxide, wherein the first floating gate is formed in a trench below a top surface of the pillar for addressing the body region; forming a control gate separated from the first floating gate by an insulator layer; forming a buried bit line below the body region and coupled to the first contact layer; and forming a data line coupled to the second contact layer.
Claim 9
Independent Claim
246 words
A method comprising: forming a pillar extending outwardly from a substrate, wherein forming a pillar includes forming a first contact layer and a second contact layer separated from the first contact layer by an oxide layer; forming a pair of vertical transistors along opposing sides of the pillar, wherein forming each vertical transistor of the pair of vertical transistors includes: depositing a polysilicon layer over the pillar, and directionally etching the polysilicon layer to leave a portion of the polysilicon layer only on sidewalls of the pillar; annealing the pillar to form various regions within the portion of the polysilicon layer including a body region, a first source/drain region, and a second source/drain separated from the first source/drain region by the body region, each of the first and second source/drain regions and the body region being ultra thin and vertically oriented, wherein the first and second source/drain regions have material of a first conductivity type, and the body region has material of a second conductive type; and forming a first floating gate opposing the body region and separated therefrom by a gate oxide, wherein the first floating gate is formed in a trench below a top surface of the pillar for addressing the body region; forming a control gate separated from the first floating gate by an insulator layer; forming a buried bit line below the body region and coupled to the first contact layer; and forming a data line coupled to the second contact layer.
Claim 10
Dependent Claim
61 words
The method of claim 7 , wherein annealing the pillar includes: allowing the portion of the polysilicon layer to recrystallize and lateral epitaxial solid phase regrowth to occur vertically to form the body region; and allowing the first and second contact layers to seed a growth into the portion of the polysilicon layer to form the first and second source/drain regions.
Claim 11
Dependent Claim
43 words
The method of claim 7 further comprising forming a second floating gate in the trench and separated from the first floating gate by an insulator layer, the second floating gate opposing another ultra thin vertically oriented body region formed on an adjacent pillar.
Claim 12
Dependent Claim
31 words
The method of claim 9 , wherein the control gate is formed in the trench and below the top surface of the pillar and between the first and second floating gates.
Claim 13
Dependent Claim
28 words
The method of claim 10 , wherein each of the first and second floating gates is vertically oriented and has a vertical length of less than 100 nanometers.
Claim 14
Dependent Claim
25 words
The method of claim 9 , wherein forming a control gate includes forming a control line disposed horizontally above the first and second floating gates.
Claim 15
Dependent Claim
50 words
The method of claim 7 , wherein the first floating gate is horizontally oriented and separated by a floating gate oxide from another ultra thin vertical body region formed on an adjacent pillar, and wherein a vertical side of the floating gate has a length of less than 100 nanometers.
Claim 16
Dependent Claim
23 words
The method of claim 13 , wherein forming a control gate includes forming a control line disposed horizontally above the first floating gate.
Claim 17
Dependent Claim
19 words
The method of claim 7 , wherein each vertical transistor has a vertical length of less than 100 nanometers.
Claim 18
Dependent Claim
19 words
The method of claim 15 , wherein each vertical transistor has a horizontal width of less than 10 nanometers.
Claim 19
Dependent Claim
39 words
The method of claim 7 , wherein forming a buried bit line includes integrally forming a buried bit line with the first contact layer, and wherein the buried bit line is separated from the substrate by an oxide layer.
Claim 20
Dependent Claim
21 words
The method of claim 7 , wherein the body region, and the first and second source/drain regions, include single crystalline material.
Claim 21
Dependent Claim
22 words
The method of claim 7 , wherein the first and second contact layers have a greater doping concentration than the polysilicon layer.
Claim 22
Independent Claim
275 words
A method comprising: forming a number of pillars extending outwardly from a substrate, each of the pillars including a first contact layer, and a second contact layer separated from the first contact layer by an oxide layer; forming a pair of vertical transistors along opposing sides of each of the pillars, wherein forming each vertical transistor of the pair of vertical transistors includes: depositing a polysilicon layer over the pillars, and directionally etching the polysilicon layer to leave a portion of the polysilicon layer only on sidewalls of the pillars; annealing the pillars to form various regions within the portion of the polysilicon layer including a body region, a first source/drain region, and a second source/drain region separated from the first source/drain region by the body region, each of the first and second source/drain regions and the body region being ultra thin and vertically oriented, wherein the first and second source/drain regions have material of a first conductivity type, and the body region has material of a second conductive type; and forming a floating gate opposing the body region and separated therefrom by a gate oxide; forming a plurality of buried bit lines disposed below the pillars in an array of memory cells, each of the buried lines being connected to the first contact layer of each of the pillars in a corresponding column in the array of memory cells; forming a plurality of control lines separated from the floating gate by an insulator layer; and forming a plurality of data lines, each being coupled to the second contact layer of each of the pillars in a corresponding row in the array of memory cells.
Claim 23
Independent Claim
275 words
A method comprising: forming a number of pillars extending outwardly from a substrate, each of the pillars including a first contact layer, and a second contact layer separated from the first contact layer by an oxide layer; forming a pair of vertical transistors along opposing sides of each of the pillars, wherein forming each vertical transistor of the pair of vertical transistors includes: depositing a polysilicon layer over the pillars, and directionally etching the polysilicon layer to leave a portion of the polysilicon layer only on sidewalls of the pillars; annealing the pillars to form various regions within the portion of the polysilicon layer including a body region, a first source/drain region, and a second source/drain region separated from the first source/drain region by the body region, each of the first and second source/drain regions and the body region being ultra thin and vertically oriented, wherein the first and second source/drain regions have material of a first conductivity type, and the body region has material of a second conductive type; and forming a floating gate opposing the body region and separated therefrom by a gate oxide; forming a plurality of buried bit lines disposed below the pillars in an array of memory cells, each of the buried lines being connected to the first contact layer of each of the pillars in a corresponding column in the array of memory cells; forming a plurality of control lines separated from the floating gate by an insulator layer; and forming a plurality of data lines, each being coupled to the second contact layer of each of the pillars in a corresponding row in the array of memory cells.
Claim 24
Dependent Claim
61 words
The method of claim 20 , wherein annealing the pillars includes: allowing the portion of the polysilicon layer to recrystallize and lateral epitaxial solid phase regrowth to occur vertically to form the body region; and allowing the first and second contact layers to seed a growth into the portion of the polysilicon layer to form the first and second source/drain regions.
Claim 25
Dependent Claim
49 words
The method of claim 20 , wherein the floating gate is horizontally oriented and separated by a floating gate oxide from another ultra thin vertical body region formed on an adjacent pillar, and wherein a vertical side of the floating gate has a length of less than 100 nanometers.
Claim 26
Dependent Claim
19 words
The method of claim 20 , wherein each vertical transistor has a vertical length of less than 100 nanometers.
Claim 27
Dependent Claim
19 words
The method of claim 23 , wherein each vertical transistor has a horizontal width of less than 10 nanometers.
Claim 28
Dependent Claim
21 words
The method of claim 20 , wherein the body region, and the first and second source/drain regions, include single crystalline material.
Claim 29
Dependent Claim
22 words
The method of claim 20 , wherein the first and second contact layers have a greater doping concentration than the polysilicon layer.
Claim 30
Independent Claim
80 words
A method comprising: forming a pillar extending outwardly from a substrate; forming a vertical transistor alongside the pillar including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first vertical source/drain region by the vertical body region; forming a floating gate opposing the vertical body region and separated from the vertical body region by a gate oxide; and forming a control gate separated from the floating gate by an insulator layer.
Claim 31
Independent Claim
80 words
A method comprising: forming a pillar extending outwardly from a substrate; forming a vertical transistor alongside the pillar including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first vertical source/drain region by the vertical body region; forming a floating gate opposing the vertical body region and separated from the vertical body region by a gate oxide; and forming a control gate separated from the floating gate by an insulator layer.
Claim 32
Dependent Claim
48 words
The method of claim 27 , wherein forming a pillar includes: forming a first contact layer connected to the first vertical source/drain region; and forming a second contact layer connected to the second vertical source/drain region and vertically separated from the first contact layer by an oxide layer.
Claim 33
Dependent Claim
19 words
The method of claim 27 , wherein the vertical body region has a vertical length less than 100 nanometers.
Claim 34
Dependent Claim
19 words
The method of claim 29 , wherein the vertical body region has a horizontal width less than 10 nanometers.
Claim 35
Dependent Claim
21 words
The method of claim 27 , wherein the body region, and the first and second source/drain regions, include single crystalline material.
Claim 36
Independent Claim
112 words
A method comprising: forming a first pillar and a second pillar extending outwardly from a substrate, the first and second pillars being separated by a trench; forming a first vertical transistor in the trench and alongside the first pillar including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a first floating gate in the trench, the first floating gate being separated from the first vertical body region by a gate oxide; and forming a control gate in the trench, the control gate being separated from the first floating gate by an insulator layer.
Claim 37
Independent Claim
112 words
A method comprising: forming a first pillar and a second pillar extending outwardly from a substrate, the first and second pillars being separated by a trench; forming a first vertical transistor in the trench and alongside the first pillar including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a first floating gate in the trench, the first floating gate being separated from the first vertical body region by a gate oxide; and forming a control gate in the trench, the control gate being separated from the first floating gate by an insulator layer.
Claim 38
Dependent Claim
26 words
The method of claim 32 , wherein forming a first floating gate includes forming the first floating gate below a top surface of the first pillar.
Claim 39
Dependent Claim
50 words
The method of claim 33 further comprising forming a second vertical transistor in the trench and alongside the second pillar including a second vertical body region, a third vertical source/drain region, and a fourth vertical source/drain region separated from the third vertical source/drain region by the second vertical body region.
Claim 40
Dependent Claim
31 words
The method of claim 34 further comprising forming a second floating gate in the trench, the second floating gate being separated from the second vertical body region by another gate oxide.
Claim 41
Dependent Claim
48 words
The method of claim 35 , wherein forming a second floating gate includes placing the second floating gate such that the control gate is between the second floating gate and the first floating gate, the second floating gate being separated from the control gate by another insulator layer.
Claim 42
Dependent Claim
26 words
The method of claim 25 , wherein forming a second floating gate includes forming the second floating gate below a top surface of the second pillar.
Claim 43
Dependent Claim
19 words
The method of claim 32 , wherein the vertical body region has a vertical length less than 100 nanometers.
Claim 44
Dependent Claim
19 words
The method of claim 38 , wherein the vertical body region has a horizontal width less than 10 nanometers.
Claim 45
Dependent Claim
21 words
The method of claim 32 , wherein the body region, and the first and second source/drain regions, include single crystalline material.
Claim 46
Independent Claim
119 words
A method comprising: forming a pillar extending outwardly from a substrate including a first contact layer, and a second contact layer separated from the first contact layer by an oxide layer; forming a vertical transistor alongside the pillar including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a floating gate opposing the vertical body region and separated from the vertical body region by a gate oxide; forming a control gate separated from the floating gate by an insulator layer; forming a bit line connected to the first contact layer; and forming a data line connected to the second contact layer.
Claim 47
Independent Claim
119 words
A method comprising: forming a pillar extending outwardly from a substrate including a first contact layer, and a second contact layer separated from the first contact layer by an oxide layer; forming a vertical transistor alongside the pillar including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a floating gate opposing the vertical body region and separated from the vertical body region by a gate oxide; forming a control gate separated from the floating gate by an insulator layer; forming a bit line connected to the first contact layer; and forming a data line connected to the second contact layer.
Claim 48
Dependent Claim
19 words
The method of claim 41 , wherein the vertical body region has a vertical length less than 100 nanometers.
Claim 49
Dependent Claim
19 words
The method of claim 42 , wherein the vertical body region has a horizontal width less than 10 nanometers.
Claim 50
Dependent Claim
21 words
The method of claim 41 , wherein the body region, and the first and second source/drain regions, include single crystalline material.
Claim 51
Dependent Claim
21 words
The method of claim 41 , wherein forming a bit line includes placing the bit line below the vertical body region.
Claim 52
Independent Claim
217 words
A method comprising: forming a first pillar and a second pillar extending outwardly from a substrate, the first and second pillars being separated by a trench, wherein forming each of the first and second pillars includes forming a first contact layer, and a second contact layer separated from the first contact layer by an oxide layer; forming a first vertical transistor and a second vertical transistor in the trench, each of the first and second vertical transistors including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a first floating gate and a second floating gate in the trench, the first floating gate being separated from the first vertical body region by a gate oxide, the second floating gate being separated from the second vertical body region by another gate oxide; forming a control gate separated from the first and second floating gates by an insulator layer; forming a bit line connected to the first contact layer of the first pillar and the first contact layer of the second pillar; forming a data line connected to the second contact layer of the first pillar; and forming another data line connected to the second contact layer of the second pillar.
Claim 53
Independent Claim
217 words
A method comprising: forming a first pillar and a second pillar extending outwardly from a substrate, the first and second pillars being separated by a trench, wherein forming each of the first and second pillars includes forming a first contact layer, and a second contact layer separated from the first contact layer by an oxide layer; forming a first vertical transistor and a second vertical transistor in the trench, each of the first and second vertical transistors including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a first floating gate and a second floating gate in the trench, the first floating gate being separated from the first vertical body region by a gate oxide, the second floating gate being separated from the second vertical body region by another gate oxide; forming a control gate separated from the first and second floating gates by an insulator layer; forming a bit line connected to the first contact layer of the first pillar and the first contact layer of the second pillar; forming a data line connected to the second contact layer of the first pillar; and forming another data line connected to the second contact layer of the second pillar.
Claim 54
Dependent Claim
23 words
The method of claim 46 , wherein forming a control gate includes forming the control gate between the first and second floating gates.
Claim 55
Dependent Claim
26 words
The method of claim 46 , wherein forming a control gate includes forming the control gate outside a region between the first and second floating gates.
Claim 56
Dependent Claim
30 words
The method of claim 46 , wherein forming a bit line includes forming the bit line below the vertical body region of each of the first and second vertical transistors.
Claim 57
Dependent Claim
19 words
The method of claim 46 , wherein the vertical body region has a vertical length less than 100 nanometers.
Claim 58
Dependent Claim
19 words
The method of claim 50 , wherein the vertical body region has a horizontal width less than 10 nanometers.
Claim 59
Dependent Claim
21 words
The method of claim 46 , wherein the body region, and the first and second source/drain regions, include single crystalline material.
Claim 60
Independent Claim
244 words
A method comprising: forming a plurality of pillars extending outwardly from a substrate and arranged in columns and rows, pillars in the columns being separated by a plurality of trenches, each of the trenches separating adjacent pillars in the columns, wherein forming a plurality of pillars includes forming in each of the pillars a first contact layer, and a second contact layer separated from the first contact layer by an oxide layer; forming a pair of vertical transistors in each of the trenches including in each vertical transistor a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a pair of floating gates in each of the trenches, each floating gate of the pair of floating gates being separated from a corresponding vertical transistor of the pair of vertical transistors by a gate oxide; forming a control gate in each of the trenches, the control gate being separated from the pair of floating gates by an insulator layer; forming a plurality of bit lines, each being connected to the first contact layer of each of the pillars in a corresponding column; forming a plurality of data lines, each being connected to the second contact layer of each of the pillars in a corresponding row; and forming a plurality of control lines, each being connected to the control gate in each of the trenches in the corresponding row.
Claim 61
Independent Claim
244 words
A method comprising: forming a plurality of pillars extending outwardly from a substrate and arranged in columns and rows, pillars in the columns being separated by a plurality of trenches, each of the trenches separating adjacent pillars in the columns, wherein forming a plurality of pillars includes forming in each of the pillars a first contact layer, and a second contact layer separated from the first contact layer by an oxide layer; forming a pair of vertical transistors in each of the trenches including in each vertical transistor a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a pair of floating gates in each of the trenches, each floating gate of the pair of floating gates being separated from a corresponding vertical transistor of the pair of vertical transistors by a gate oxide; forming a control gate in each of the trenches, the control gate being separated from the pair of floating gates by an insulator layer; forming a plurality of bit lines, each being connected to the first contact layer of each of the pillars in a corresponding column; forming a plurality of data lines, each being connected to the second contact layer of each of the pillars in a corresponding row; and forming a plurality of control lines, each being connected to the control gate in each of the trenches in the corresponding row.
Claim 62
Dependent Claim
25 words
The method of claim 53 , wherein forming a control gate includes forming the control gate below a top surface of each of the pillars.
Claim 63
Dependent Claim
22 words
The method of claim 53 , wherein forming a control gate includes forming the control gate between the pair of floating gates.
Claim 64
Dependent Claim
22 words
The method of claim 53 , wherein forming a control gate includes forming the control gate above the pair of floating gates.
Claim 65
Dependent Claim
29 words
The method of claim 53 , wherein forming a plurality of data lines includes forming the data line below the vertical body region of each of the vertical transistors.
Claim 66
Dependent Claim
19 words
The method of claim 53 , wherein the vertical body region has a vertical length less than 100 nanometers.
Claim 67
Dependent Claim
19 words
The method of claim 58 , wherein the vertical body region has a horizontal width less than 10 nanometers.
Claim 68
Dependent Claim
21 words
The method of claim 53 , wherein the body region, and the first and second source/drain regions, include single crystalline material.
Claim 69
Independent Claim
105 words
A method comprising: forming at least one pillar extending outward from a substrate; forming at least one vertical transistor on a side of the pillar, the transistor including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first vertical source/drain region by the vertical body region; forming at least one floating gate opposing the vertical body region and separated from the vertical body region by a gate oxide; forming a control gate separated from the floating gate by an insulator layer; and forming a plurality of conductive lines connected to the pillar and the control gate.
Claim 70
Independent Claim
105 words
A method comprising: forming at least one pillar extending outward from a substrate; forming at least one vertical transistor on a side of the pillar, the transistor including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first vertical source/drain region by the vertical body region; forming at least one floating gate opposing the vertical body region and separated from the vertical body region by a gate oxide; forming a control gate separated from the floating gate by an insulator layer; and forming a plurality of conductive lines connected to the pillar and the control gate.
Claim 71
Independent Claim
186 words
A method comprising: forming a pillar extending outward from a substrate, wherein forming the pillar includes forming a first contact layer and forming a second contact layer separated from the first contact layer by an oxide layer; forming a pair of vertical transistors along opposing sides of the pillar, wherein forming each transistor includes: depositing a polysilicon layer over the pillar, and directionally etching the polysilicon layer to leave a portion of the polysilicon layer only on sidewalls of the pillar; annealing the pillar to form within the polysilicon layer a body region, a first source/drain region, and a second source/drain region separated from the first source/drain region by the body region, wherein the first and second source/drain regions have material of a first conductivity type, and the body region has material of a second conductive type; and forming a floating gate opposing the body region and separated from the body region by a gate oxide, wherein the floating gate is formed in a trench below a top surface of the pillar; and forming a control gate separated from the floating gate by an insulator layer.
Claim 72
Independent Claim
186 words
A method comprising: forming a pillar extending outward from a substrate, wherein forming the pillar includes forming a first contact layer and forming a second contact layer separated from the first contact layer by an oxide layer; forming a pair of vertical transistors along opposing sides of the pillar, wherein forming each transistor includes: depositing a polysilicon layer over the pillar, and directionally etching the polysilicon layer to leave a portion of the polysilicon layer only on sidewalls of the pillar; annealing the pillar to form within the polysilicon layer a body region, a first source/drain region, and a second source/drain region separated from the first source/drain region by the body region, wherein the first and second source/drain regions have material of a first conductivity type, and the body region has material of a second conductive type; and forming a floating gate opposing the body region and separated from the body region by a gate oxide, wherein the floating gate is formed in a trench below a top surface of the pillar; and forming a control gate separated from the floating gate by an insulator layer.
Claim 73
Independent Claim
136 words
A method comprising: forming a first pillar and a second pillar extending outward from a substrate, the first and second pillars separated by a trench; forming a first vertical transistor and a second vertical transistor in the trench, wherein each of the first and second vertical transistors includes a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a first floating gate and a second floating gate in the trench, the first floating gate being separated from the first vertical body region by a gate oxide, the second floating gate being separated from the second vertical body region by another gate oxide; and forming a control gate separated from the first and second floating gates by an insulator layer.
Claim 74
Independent Claim
136 words
A method comprising: forming a first pillar and a second pillar extending outward from a substrate, the first and second pillars separated by a trench; forming a first vertical transistor and a second vertical transistor in the trench, wherein each of the first and second vertical transistors includes a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a first floating gate and a second floating gate in the trench, the first floating gate being separated from the first vertical body region by a gate oxide, the second floating gate being separated from the second vertical body region by another gate oxide; and forming a control gate separated from the first and second floating gates by an insulator layer.
Claim 75
Independent Claim
149 words
A method comprising: forming a plurality of pillars extending outward from a substrate and arranged in columns and rows, pillars in the columns being separated by a plurality of trenches, wherein forming a plurality of pillars includes forming in each of the pillars a first contact layer, and a second contact layer separated from the first contact layer by an oxide layer; forming a pair of vertical transistors in each of the trenches, each transistor including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a pair of floating gates in each of the trenches, each floating gate separated from a corresponding transistor by a gate oxide; and forming a control gate in each of the trenches, the control gate separated from the pair of floating gates by an insulator layer.
Claim 76
Independent Claim
149 words
A method comprising: forming a plurality of pillars extending outward from a substrate and arranged in columns and rows, pillars in the columns being separated by a plurality of trenches, wherein forming a plurality of pillars includes forming in each of the pillars a first contact layer, and a second contact layer separated from the first contact layer by an oxide layer; forming a pair of vertical transistors in each of the trenches, each transistor including a vertical body region, a first vertical source/drain region, and a second vertical source/drain region separated from the first source/drain region by the vertical body region; forming a pair of floating gates in each of the trenches, each floating gate separated from a corresponding transistor by a gate oxide; and forming a control gate in each of the trenches, the control gate separated from the pair of floating gates by an insulator layer.
References Cited (Backward Citations)
US4051354A
Cited
JPS6366963B2
Cited
US4604162A
Cited
US5135879A
Cited
US4864375A
Cited
US5017504A
Cited
US5427972A
Cited
US5072269A
Cited
US5272367A
Cited
US5057896A
Cited
US4926224A
Cited
US4896293A
Cited
US4958318A
Cited
US4920065A
Cited
US5021355A
Cited
US5028977A
Cited
US5192704A
Cited
US5316962A
Cited
US5006909A
Cited
US5241211A
Cited
US5010386A
Cited
US5216266A
Cited
US5177576A
Cited
US4987089A
Cited
US5037773A
Cited
US5053351A
Cited
US5229647A
Cited
US5122848A
Cited
US5223081A
Cited
US5110752A
Cited
US5202278A
Cited
US5156987A
Cited
US5365477A
Cited
US5254499A
Cited
US5320880A
Cited
US5379255A
Cited
US5266514A
Cited
US5616934A
Cited
US5519236A
Cited
US5644540A
Cited
US5392245A
Cited
US5445986A
Cited
US5483094A
Cited
US5382540A
Cited
US5449433A
Cited
US5574299A
Cited
US5460988A
Cited
US5414287A
Cited
US5495441A
Cited
US5563083A
Cited
US5432739A
Cited
US5696008A
Cited
US5705415A
Cited
US5508542A
Cited
US5757044A
Cited
US5444013A
Cited
US6252267B1
Cited
US5646900A
Cited
US5523261A
Cited
US5599396A
Cited
US5891773A
Cited
US5636170A
Cited
US5640342A
Cited
US5888868A
Cited
US5869369A
Cited
US6174784B1
Cited
US5691230A
Cited
US5885864A
Cited
US6077745A
Cited
US6013548A
Cited
US5874760A
Cited
US6114725A
Cited
US6034389A
Cited
US6104061A
Cited
US6689660B1
Cited
US5973356A
Cited
US5909618A
Cited
US6150687A
Cited
US6072209A
Cited
US6143636A
Cited
US6238976B1
Cited
US5936274A
Cited
US6211015B1
Cited
US5973352A
Cited
US5907170A
Cited
US6066869A
Cited
US5952039A
Cited
US6153468A
Cited
US6124729A
Cited
US6083793A
Cited
US5991225A
Cited
US6486027B1
Cited
US6184549B1
Cited
US6040218A
Cited
US6134175A
Cited
US6208164B1
Cited
US6281054B1
Cited
US6222788B1
Cited
US6219299B1
Cited
US6403494B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2008-04-18 | 2008-10-18 | 2009-04-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2012-04-18 | 2012-10-18 | 2013-04-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2016-04-18 | 2016-10-18 | 2017-04-19 | $7700.00 | Window Closed / Lapsed |