US6689660B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
4 F2 folded bit line DRAM cell structure having buried bit and word lines
Assignee: Micron Technology Inc
•
Filing: 2000-03-17
•
Granted: 2004-02-10
•
Expires: 2020-03-17
Abstract
Abstract A memory cell structure for a folded bit line memory array of a dynamic random access memory device includes buried bit and word lines, with the access transistors being formed as a vertical structure on the bit lines. Isolation trenches extend orthogonally to the bit lines between the access transistors of adjacent memory cells, and a pair of word lines are located in each of the isolation trenches. The word lines are oriented vertically widthwise in the trench and are adapted to gate alternate access transistors, so that both an active and a passing word line can be contained within each memory cell to provide a folded bit line architecture. The memory cell has a surface area that is approximately 4 F 2 , where F is a minimum feature size. Also disclosed are processes for fabricating the DRAM cell using bulk silicon or a silicon on insulator processing techniques.
Inventors
- 👤 Wendell P. Noble
- 👤 Leonard Forbes
- 👤 Kie Y. Ahn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 14:46
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/05; H10B12/053; H10B12/30; H10B12/34
Claims Analysis
Total Claims: 51
Claim 1
Independent Claim
339 words
A method for producing a memory array including a plurality of memory cells on a semiconductor substrate, comprising: providing a semiconductor substrate; forming a plurality of layers of semiconducting material on a surface of the substrate, including a first layer of a material of a first conductivity type formed on the substrate, a second layer of a material of a second conductivity type formed on the first layer, and a third layer of a material of the first conductivity type formed on the second layer; forming a plurality of first trenches in the layers of semiconducting material to form a plurality of bars having the first, second and third layers of semiconducting material, the first layer of semiconducting material of each of the bars functioning as a bit line for the memory array; forming a plurality of second trenches in the layers of semiconducting material in a direction that is orthogonal to the direction of the bit lines to define a plurality of in-line access transistors on each of the bit lines, each of the access transistors having a vertical channel region, defined by the second layer of material, exposed in a sidewall of one of the second trenches; forming a gate oxide on the sidewall of the second trenches, overlying the channel regions of alternate ones of the access transistors on first alternate ones of the bit lines and overlying the channel regions of alternate ones of the access transistors on second alternative ones of the bit lines; forming first and second word lines in each of the second trenches, with the first word line extending in the proximity of the channel regions of the access transistors on the first alternate ones of the bit lines, and with the second word line extending in the proximity of the channel regions of the access transistors on the second alternate ones of the bit lines; and filling the second trenches with a dielectric material to bury the first and second word lines in the dielectric material in the second trenches.
Claim 2
Independent Claim
339 words
A method for producing a memory array including a plurality of memory cells on a semiconductor substrate, comprising: providing a semiconductor substrate; forming a plurality of layers of semiconducting material on a surface of the substrate, including a first layer of a material of a first conductivity type formed on the substrate, a second layer of a material of a second conductivity type formed on the first layer, and a third layer of a material of the first conductivity type formed on the second layer; forming a plurality of first trenches in the layers of semiconducting material to form a plurality of bars having the first, second and third layers of semiconducting material, the first layer of semiconducting material of each of the bars functioning as a bit line for the memory array; forming a plurality of second trenches in the layers of semiconducting material in a direction that is orthogonal to the direction of the bit lines to define a plurality of in-line access transistors on each of the bit lines, each of the access transistors having a vertical channel region, defined by the second layer of material, exposed in a sidewall of one of the second trenches; forming a gate oxide on the sidewall of the second trenches, overlying the channel regions of alternate ones of the access transistors on first alternate ones of the bit lines and overlying the channel regions of alternate ones of the access transistors on second alternative ones of the bit lines; forming first and second word lines in each of the second trenches, with the first word line extending in the proximity of the channel regions of the access transistors on the first alternate ones of the bit lines, and with the second word line extending in the proximity of the channel regions of the access transistors on the second alternate ones of the bit lines; and filling the second trenches with a dielectric material to bury the first and second word lines in the dielectric material in the second trenches.
Claim 3
Dependent Claim
27 words
The method according to claim 1 , including forming the first layer in contact with the substrate, whereby the bit lines are in contact with the substrate.
Claim 4
Dependent Claim
36 words
The method according to claim 1 , including forming a layer of a dielectric material on the substrate for electrically isolating the bit lines, and the access transistors formed on the bit lines, from the substrate.
Claim 5
Dependent Claim
59 words
The method according to claim 1 , wherein forming the first and second word lines includes producing a spacer material on portions of the sidewalls of the second trenches, depositing an electrically conductive material in the second trenches to form the word lines, and removing the spacer material to provide spaces between said sidewall portions and the conductive material.
Claim 6
Dependent Claim
34 words
The method according to claim 1 , wherein forming the first trenches includes using a directional etch process to cut trenches in the layers of semiconducting material down to the surface of the substrate.
Claim 7
Dependent Claim
41 words
The method according to claim 1 , wherein forming the second trenches includes using a directional etch process to cut trenches in the layers of semiconducting material down to, and partially into, portions of the bit lines intermediate the access transistors.
Claim 8
Dependent Claim
55 words
The method according to claim 1 , wherein forming the gate oxide on a sidewall of the trench includes depositing intrinsic polysilicon material on the sidewalls of the second trenches, performing a directional etch to expose the channel regions in the sidewalls of the second trenches, and depositing the oxide material on the exposed sidewalls.
Claim 9
Independent Claim
203 words
A method for producing a memory array including a plurality of memory cells on a semiconductor substrate, comprising: providing a semiconductor substrate; forming a plurality of bit lines on the substrate; forming a plurality access transistors on each of the bit lines, with each access transistor being formed as a vertical structure having a first source/drain region defined by the bit line portion, a second source/drain region, and a vertical channel; forming a plurality of isolation trenches in the substrate with the trenches extending orthogonally to the bit lines, and with each of the trenches being extended between different pairs of the access transistors on each of the bit lines, exposing the channel regions of the access transistors in the sidewalls of the trenches; forming first and second word lines in each of the trenches, with the first word line being electrically coupled to channel regions of first ones of the access transistors and with the second word line being electrically coupled to the channel regions of second ones of the access transistors; filling the trenches with a dielectric material to bury the word lines in the trenches; and forming a stacked capacitor on the upper surface of each of the access transistors.
Claim 10
Independent Claim
203 words
A method for producing a memory array including a plurality of memory cells on a semiconductor substrate, comprising: providing a semiconductor substrate; forming a plurality of bit lines on the substrate; forming a plurality access transistors on each of the bit lines, with each access transistor being formed as a vertical structure having a first source/drain region defined by the bit line portion, a second source/drain region, and a vertical channel; forming a plurality of isolation trenches in the substrate with the trenches extending orthogonally to the bit lines, and with each of the trenches being extended between different pairs of the access transistors on each of the bit lines, exposing the channel regions of the access transistors in the sidewalls of the trenches; forming first and second word lines in each of the trenches, with the first word line being electrically coupled to channel regions of first ones of the access transistors and with the second word line being electrically coupled to the channel regions of second ones of the access transistors; filling the trenches with a dielectric material to bury the word lines in the trenches; and forming a stacked capacitor on the upper surface of each of the access transistors.
Claim 11
Independent Claim
260 words
A method for producing a folded bit line semiconductor memory array including a plurality of memory cells, comprising: forming at least first and second bit lines on a substrate to have a width F which corresponds to a minimum feature size for the semiconductor memory array; forming at least first and second access transistors on the first and second bit lines, each of the access transistors being formed as a vertical structure having first and second source/drain regions and a vertical channel region, and the bit lines functioning as one of the source/drain regions of the access transistors thereon, and the width and length of each of the access transistors corresponding to the minimum feature size F; forming at least one trench extending orthogonal to the first and second bit lines between the first and second access transistors on the first and second bit lines; forming a gate oxide overlying the channel region of at least one of the access transistors on each of the bit lines; and forming first and second word lines in each trench, the word lines being oriented vertically widthwise in the trench, the first and second word lines being electrically coupled to the channel region of respective ones of the first access transistors on the first and second bit lines and being electrically isolated from the channel region of respective ones of the second access transistors on the first and second bit lines, providing approximately 0.5 F pitch for the word lines, and the surface area of each memory cell being approximately 4F 2 .
Claim 12
Independent Claim
260 words
A method for producing a folded bit line semiconductor memory array including a plurality of memory cells, comprising: forming at least first and second bit lines on a substrate to have a width F which corresponds to a minimum feature size for the semiconductor memory array; forming at least first and second access transistors on the first and second bit lines, each of the access transistors being formed as a vertical structure having first and second source/drain regions and a vertical channel region, and the bit lines functioning as one of the source/drain regions of the access transistors thereon, and the width and length of each of the access transistors corresponding to the minimum feature size F; forming at least one trench extending orthogonal to the first and second bit lines between the first and second access transistors on the first and second bit lines; forming a gate oxide overlying the channel region of at least one of the access transistors on each of the bit lines; and forming first and second word lines in each trench, the word lines being oriented vertically widthwise in the trench, the first and second word lines being electrically coupled to the channel region of respective ones of the first access transistors on the first and second bit lines and being electrically isolated from the channel region of respective ones of the second access transistors on the first and second bit lines, providing approximately 0.5 F pitch for the word lines, and the surface area of each memory cell being approximately 4F 2 .
Claim 13
Independent Claim
122 words
A method of producing a memory array, comprising: forming a plurality of parallel bit lines on a substrate; forming an array of vertical transistors on the bit lines, wherein each of the vertical transistors has a vertical channel region exposed in a side wall; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; and forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row.
Claim 14
Independent Claim
122 words
A method of producing a memory array, comprising: forming a plurality of parallel bit lines on a substrate; forming an array of vertical transistors on the bit lines, wherein each of the vertical transistors has a vertical channel region exposed in a side wall; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; and forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row.
Claim 15
Dependent Claim
33 words
The method of claim 10 , wherein each of the vertical transistors includes a first source/drain region formed by one of the bit lines, the vertical channel region, and a second source/drain region.
Claim 16
Dependent Claim
112 words
The method of claim 10 , wherein forming a plurality of parallel bit lines on a substrate and forming an array of vertical transistors on the bit lines includes: forming a plurality of layers of semiconducting material on a surface of the substrate; forming a plurality of first trenches in the layers of semiconducting material to form a plurality of bars, wherein a first layer in the plurality of layers for each of the plurality of bars functions as one of the bit lines; and forming a plurality of second trenches in the layers of semiconducting material in a direction that is orthogonal to the direction of the plurality of first trenches.
Claim 17
Dependent Claim
29 words
The method of claim 10 , wherein forming a plurality of word lines includes forming buried word lines below an upper active surface of the array of vertical transistors.
Claim 18
Dependent Claim
23 words
The method of claim 13 , further including fabricating a storage capacitor over the upper active surface for each of the vertical transistors.
Claim 19
Dependent Claim
62 words
The method of claim 10 , wherein gating the first word line to alternate vertical transistors in the first row, and gating the second word line to alternate vertical transistors in the second row includes forming a plurality of jogs in each of the word lines to define active word line portions that contact the gate oxide of the alternate vertical transistors.
Claim 20
Independent Claim
195 words
A method of producing a memory array, comprising: forming a plurality of layers of semiconducting material on a surface of the substrate; forming a plurality of first trenches in the layers of semiconducting material to form a plurality of bars, wherein a first layer of semiconductor material for each of the plurality of bars functions as one of the bit lines; and forming a plurality of second trenches in the layers of semiconducting material in a direction that is orthogonal to the direction of the plurality of first trenches, wherein the plurality of first trenches and the plurality of second trenches define vertical transistors, each vertical transistor having a vertical channel region exposed in a side wall; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; and forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row.
Claim 21
Independent Claim
195 words
A method of producing a memory array, comprising: forming a plurality of layers of semiconducting material on a surface of the substrate; forming a plurality of first trenches in the layers of semiconducting material to form a plurality of bars, wherein a first layer of semiconductor material for each of the plurality of bars functions as one of the bit lines; and forming a plurality of second trenches in the layers of semiconducting material in a direction that is orthogonal to the direction of the plurality of first trenches, wherein the plurality of first trenches and the plurality of second trenches define vertical transistors, each vertical transistor having a vertical channel region exposed in a side wall; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; and forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row.
Claim 22
Dependent Claim
27 words
The method of claim 16 , wherein forming a plurality of word lines includes forming buried word lines below an upper active surface of the vertical transistors.
Claim 23
Dependent Claim
23 words
The method of claim 17 , further including fabricating a storage capacitor over the upper active surface for each of the vertical transistors.
Claim 24
Dependent Claim
62 words
The method of claim 16 , wherein gating the first word line to alternate vertical transistors in the first row, and gating the second word line to alternate vertical transistors in the second row includes forming a plurality of jogs in each of the word lines to define active word line portions that contact the gate oxide of the alternate vertical transistors.
Claim 25
Independent Claim
212 words
A method of producing a memory array, comprising: forming a first layer of a material of a first conductivity type on a substrate; forming a second layer of a material of a second conductivity type on the first layer; forming a third layer of a material of the first conductivity type on the second layer; forming a plurality of first trenches to form a plurality of bars, wherein the first layer of each of the plurality of bars functions as a bit line; forming a plurality of second trenches in a direction that is orthogonal to the direction of the plurality of first trenches, wherein the first layer, the second layer and the third layer form an array of vertical transistors, each vertical transistor having a vertical channel region exposed in a side wall; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; and forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row.
Claim 26
Independent Claim
212 words
A method of producing a memory array, comprising: forming a first layer of a material of a first conductivity type on a substrate; forming a second layer of a material of a second conductivity type on the first layer; forming a third layer of a material of the first conductivity type on the second layer; forming a plurality of first trenches to form a plurality of bars, wherein the first layer of each of the plurality of bars functions as a bit line; forming a plurality of second trenches in a direction that is orthogonal to the direction of the plurality of first trenches, wherein the first layer, the second layer and the third layer form an array of vertical transistors, each vertical transistor having a vertical channel region exposed in a side wall; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; and forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row.
Claim 27
Dependent Claim
100 words
The method of claim 20 , wherein: forming a first layer of a material of a first conductivity type on a substrate includes forming a first layer of n+ material on a p-type silicon substrate; forming a second layer of a material of a second conductivity type on the first layer includes forming a second layer of p− silicon material on the first layer of n+ material; and forming a third layer of a material of the first conductivity type on the second layer includes forming a third layer of n+ material on the second layer of p− silicon material.
Claim 28
Dependent Claim
91 words
The method of claim 20 , wherein forming a plurality of first trenches to form a plurality of bars and forming a plurality of second trenches in a direction that is orthogonal to the direction of the plurality of first trenches includes: directionally etching the third layer, the second layer and the first layer to form the plurality of first trenches that define a plurality of silicon bars; and directionally etching the third layer, the second layer and a portion of the first layer to form the plurality of second trenches.
Claim 29
Dependent Claim
29 words
The method of claim 20 , wherein forming a plurality of word lines includes forming buried word lines below an upper active surface of the array of vertical transistors.
Claim 30
Dependent Claim
23 words
The method of claim 23 , further including fabricating a storage capacitor over the upper active surface for each of the vertical transistors.
Claim 31
Dependent Claim
53 words
The method of claim 20 , wherein forming a first and a second word line between adjacent first and second rows of vertical transistors includes: orienting both the first and the second word lines vertically widthwise in the trench; and spacing the first word line from the second word line using a dielectric.
Claim 32
Dependent Claim
62 words
The method of claim 20 , wherein gating the first word line to alternate vertical transistors in the first row, and gating the second word line to alternate vertical transistors in the second row includes forming a plurality of jogs in each of the word lines to define active word line portions that contact the gate oxide of the alternate vertical transistors.
Claim 33
Independent Claim
193 words
A method of producing an array of memory cells, comprising: forming a plurality of parallel bit lines on a substrate, wherein each bit line has a width F which corresponds to a minimum feature size for the memory array; forming an array of vertical transistors on the bit lines, wherein each of the vertical transistors has a vertical channel region exposed in a side wall, wherein each of the vertical transistors have a width and length that corresponds to the minimum feature size F; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors, wherein the word lines have a pitch of approximately 0.5 F; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row; wherein each of the memory cells in the array of memory cells has a surface area of approximately 4F 2 .
Claim 34
Independent Claim
193 words
A method of producing an array of memory cells, comprising: forming a plurality of parallel bit lines on a substrate, wherein each bit line has a width F which corresponds to a minimum feature size for the memory array; forming an array of vertical transistors on the bit lines, wherein each of the vertical transistors has a vertical channel region exposed in a side wall, wherein each of the vertical transistors have a width and length that corresponds to the minimum feature size F; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors, wherein the word lines have a pitch of approximately 0.5 F; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row; wherein each of the memory cells in the array of memory cells has a surface area of approximately 4F 2 .
Claim 35
Independent Claim
152 words
A method of producing a memory array using a silicon on insulator (SOI) process, comprising: forming a plurality of parallel bit lines on a substrate; forming an array of vertical transistors on the bit lines, wherein each of the vertical transistors has a vertical channel region exposed in a side wall of the vertical transistor; forming an isolation layer that isolates the bit lines and the array of vertical transistors formed thereon from the substrate; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row.
Claim 36
Independent Claim
152 words
A method of producing a memory array using a silicon on insulator (SOI) process, comprising: forming a plurality of parallel bit lines on a substrate; forming an array of vertical transistors on the bit lines, wherein each of the vertical transistors has a vertical channel region exposed in a side wall of the vertical transistor; forming an isolation layer that isolates the bit lines and the array of vertical transistors formed thereon from the substrate; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row.
Claim 37
Dependent Claim
23 words
The method of claim 28 , wherein forming an isolation layer includes oxidizing the substrate to isolate the bit lines from the substrate.
Claim 38
Dependent Claim
37 words
The method of claim 28 , wherein forming an isolation layer includes: undercutting the bit lines on which the array of vertical transistors are formed; and oxidizing the substrate to isolate the bit lines from the substrate.
Claim 39
Dependent Claim
62 words
The method of claim 28 , wherein gating the first word line to alternate vertical transistors in the first row, and gating the second word line to alternate vertical transistors in the second row includes forming a plurality of jogs in each of the word lines to define active word line portions that contact the gate oxide of the alternate vertical transistors.
Claim 40
Dependent Claim
29 words
The method of claim 28 , wherein forming a plurality of word lines includes forming buried word lines below an upper active surface of the array of vertical transistors.
Claim 41
Dependent Claim
23 words
The method of claim 28 , further including fabricating a storage capacitor over the upper active surface for each of the vertical transistors.
Claim 42
Independent Claim
253 words
A method of producing a memory array using a silicon on insulator (SOI) process, comprising: forming a first layer of a material of a first conductivity type on a substrate; forming a second layer of a material of a second conductivity type on the first layer; forming a third layer of a material of the first conductivity type on the second layer; forming a plurality of first trenches to form a plurality of bars that include the first layer, the second layer and the third layer, wherein the first layer of each of the plurality of bars functions as a bit line; forming an isolation layer that isolates the first layer of each of the plurality of bars from the substrate; forming a plurality of second trenches in a direction that is orthogonal to the direction of the plurality of first trenches, wherein the first layer, the second layer and the third layer form an array of vertical transistors that have a vertical channel region exposed in a side wall of each of the vertical transistors; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row.
Claim 43
Independent Claim
253 words
A method of producing a memory array using a silicon on insulator (SOI) process, comprising: forming a first layer of a material of a first conductivity type on a substrate; forming a second layer of a material of a second conductivity type on the first layer; forming a third layer of a material of the first conductivity type on the second layer; forming a plurality of first trenches to form a plurality of bars that include the first layer, the second layer and the third layer, wherein the first layer of each of the plurality of bars functions as a bit line; forming an isolation layer that isolates the first layer of each of the plurality of bars from the substrate; forming a plurality of second trenches in a direction that is orthogonal to the direction of the plurality of first trenches, wherein the first layer, the second layer and the third layer form an array of vertical transistors that have a vertical channel region exposed in a side wall of each of the vertical transistors; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row.
Claim 44
Dependent Claim
23 words
The method of claim 34 , wherein forming an isolation layer includes oxidizing the substrate to isolate the first layer from the substrate.
Claim 45
Dependent Claim
35 words
The method of claim 34 , wherein forming an isolation layer includes: undercutting the first layer of each of the plurality of bars; and oxidizing the substrate to isolate the first layer from the substrate.
Claim 46
Dependent Claim
100 words
The method of claim 34 , wherein: forming a first layer of a material of a first conductivity type on a substrate includes forming a first layer of n+ material on a p-type silicon substrate; forming a second layer of a material of a second conductivity type on the first layer includes forming a second layer of p− silicon material on the first layer of n+ material; and forming a third layer of a material of the first conductivity type on the second layer includes forming a third layer of n+ material on the second layer of p− silicon material.
Claim 47
Dependent Claim
29 words
The method of claim 34 , wherein forming a plurality of word lines includes forming buried word lines below an upper active surface of the array of vertical transistors.
Claim 48
Dependent Claim
23 words
The method of claim 34 , further including fabricating a storage capacitor over the upper active surface for each of the vertical transistors.
Claim 49
Dependent Claim
62 words
The method of claim 34 , wherein gating the first word line to alternate vertical transistors in the first row, and gating the second word line to alternate vertical transistors in the second row includes forming a plurality of jogs in each of the word lines to define active word line portions that contact the gate oxide of the alternate vertical transistors.
Claim 50
Independent Claim
220 words
A method of producing an array of memory cells using a silicon on insulator (SOI) process, comprising: forming a plurality of parallel bit lines on a substrate, wherein each bit line has a width F which corresponds to a minimum feature size for the memory array; forming an array of vertical transistors on the bit lines, wherein each of the vertical transistors has a vertical channel region exposed in a side wall, wherein each of the vertical transistors have a width and length that corresponds to the minimum feature size F; forming an isolation layer that isolates the bit lines and the array of vertical transistors formed thereon from the substrate; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors, wherein the word lines have a pitch of approximately 0.5 F; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row; wherein each of the memory cells in the array of memory cells has a surface area of approximately 4F 2 .
Claim 51
Independent Claim
220 words
A method of producing an array of memory cells using a silicon on insulator (SOI) process, comprising: forming a plurality of parallel bit lines on a substrate, wherein each bit line has a width F which corresponds to a minimum feature size for the memory array; forming an array of vertical transistors on the bit lines, wherein each of the vertical transistors has a vertical channel region exposed in a side wall, wherein each of the vertical transistors have a width and length that corresponds to the minimum feature size F; forming an isolation layer that isolates the bit lines and the array of vertical transistors formed thereon from the substrate; forming a gate oxide that overlies the vertical channel region on the side wall of each of the vertical transistors; forming a plurality of word lines generally orthogonal to the bit lines, including: forming a first and a second word line between adjacent first and second rows of vertical transistors, wherein the word lines have a pitch of approximately 0.5 F; gating the first word line to alternate vertical transistors in the first row; and gating the second word line to alternate vertical transistors in the second row; wherein each of the memory cells in the array of memory cells has a surface area of approximately 4F 2 .
References Cited (Backward Citations)
US3657575A
Cited
US3806741A
Cited
US4051354A
Cited
US4252579A
Cited
US4604162A
Cited
US5208657A
Cited
US4630088A
Cited
US4761768A
Cited
US4766569A
Cited
US4673962A
Cited
US5102817A
Cited
US4740826A
Cited
US4663831A
Cited
US5017504A
Cited
US4761385A
Cited
US5427972A
Cited
US4929988A
Cited
US4949138A
Cited
US5001526A
Cited
US5072269A
Cited
US5057896A
Cited
US4958318A
Cited
US5327380B1
Cited
US5327380A
Cited
US4920065A
Cited
US5021355A
Cited
US5028977A
Cited
US5316962A
Cited
US5181089A
Cited
US5006909A
Cited
US5410169A
Cited
US5216266A
Cited
US5276343A
Cited
US5177576A
Cited
US4987089A
Cited
US5140388A
Cited
US5223081A
Cited
US5110752A
Cited
US5202278A
Cited
US5376575A
Cited
US5504357A
Cited
US5177028A
Cited
US5128831A
Cited
US5156987A
Cited
US5451538A
Cited
JP2000164883A
Cited
US5696011A
Cited
US5528062A
Cited
US5466625A
Cited
US5292676A
Cited
US5320880A
Cited
US5379255A
Cited
US5266514A
Cited
US5422499A
Cited
US5409563A
Cited
US5391911A
Cited
US5438009A
Cited
US5616934A
Cited
US5519236A
Cited
US5396452A
Cited
US5385854A
Cited
US5392245A
Cited
US5644540A
Cited
US5445986A
Cited
US5460316A
Cited
US5483094A
Cited
US5382540A
Cited
US5612559A
Cited
US5443992A
Cited
US5393704A
Cited
US5396093A
Cited
US5492853A
Cited
US5451889A
Cited
US5574299A
Cited
US5502629A
Cited
US5460988A
Cited
US5414287A
Cited
US5495441A
Cited
US5627390A
Cited
US5563083A
Cited
US5432739A
Cited
US5483487A
Cited
US5440158A
Cited
US5705415A
Cited
US5593912A
Cited
US5508542A
Cited
US5646900A
Cited
US5753947A
Cited
US5497017A
Cited
US5789967A
Cited
US5528173A
Cited
US5707885A
Cited
US5508219A
Cited
US5641545A
Cited
US5879971A
Cited
US5640342A
Cited
US5943267A
Cited
US5691230A
Cited
US5821796A
Cited
US5874760A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2007-02-09 | 2007-08-11 | 2008-02-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2011-02-09 | 2011-08-11 | 2012-02-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2015-02-09 | 2015-08-11 | 2016-02-10 | $7700.00 | Window Closed / Lapsed |