US5382540A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for forming an electrically programmable read-only memory cell
Assignee: Motorola Solutions Inc
•
Filing: 1993-09-20
•
Granted: 1995-01-17
•
Expires: 2013-09-20
Abstract
Abstract An electrically programmable read-only memory cell includes a single crystal silicon pillar having the active region of the memory cell. A memory array of the cells may be configured to act as an EPROM array, an EEPROM array, or a flash EEPROM array. A silicon spacer lies adjacent to each of the silicon pillars and acts as a floating gate for its particular memory cell. A memory cell may have a cell area that is less than one square micron. In an EPROM or a flash EEPROM array, no field isolation is required between the memory cells within the array. Processes for forming the memory cells and the memory array are disclosed.
Inventors
- 👤 Umesh Sharma
- 👤 Hisao Kawasaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:09
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/20; H10B41/23; H10B41/27; H10B69/00
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
280 words
A process for forming an electrically programmable read-only memory cell comprising the steps of: providing a substrate having a first conductivity type and a primary surface; forming a first doped region having a second conductivity type that is opposite the first conductivity type, wherein the first doped region lies at the primary surface of the substrate; forming a first insulating layer overlying the first doped region and including an opening; forming a semiconductor pillar overlying the first doped region and extending therefrom, wherein the pillar includes: a second doped region overlying the first doped region, wherein the second doped region has the second conductivity type; a central region lying only on the second doped region, wherein the central region has the first conductivity type; and a third doped region lying on the central region, wherein the third doped region has the second conductivity type; forming a first dielectric layer having a first side and a second side that is opposite the first side, wherein the first side of the first dielectric layer lies adjacent to the semiconductor pillar; forming a spacer lying adjacent to the second side of the first dielectric layer, wherein the spacer acts as a floating gate; forming a second dielectric layer including a first side and a second side that lies opposite the first side, wherein the first side of the second dielectric layer lies adjacent to the spacer and the third doped region; forming a conductive member that lies adjacent to the second side of the second dielectric layer, wherein the conductive member includes an opening that overlies the third doped region; and forming an interconnect that is electrically connected to the third doped region.
Claim 2
Dependent Claim
280 words
A process for forming an electrically programmable read-only memory cell comprising the steps of: providing a substrate having a first conductivity type and a primary surface; forming a first doped region having a second conductivity type that is opposite the first conductivity type, wherein the first doped region lies at the primary surface of the substrate; forming a first insulating layer overlying the first doped region and including an opening; forming a semiconductor pillar overlying the first doped region and extending therefrom, wherein the pillar includes: a second doped region overlying the first doped region, wherein the second doped region has the second conductivity type; a central region lying only on the second doped region, wherein the central region has the first conductivity type; and a third doped region lying on the central region, wherein the third doped region has the second conductivity type; forming a first dielectric layer having a first side and a second side that is opposite the first side, wherein the first side of the first dielectric layer lies adjacent to the semiconductor pillar; forming a spacer lying adjacent to the second side of the first dielectric layer, wherein the spacer acts as a floating gate; forming a second dielectric layer including a first side and a second side that lies opposite the first side, wherein the first side of the second dielectric layer lies adjacent to the spacer and the third doped region; forming a conductive member that lies adjacent to the second side of the second dielectric layer, wherein the conductive member includes an opening that overlies the third doped region; and forming an interconnect that is electrically connected to the third doped region.
Claim 3
Dependent Claim
24 words
The process of claim 1, wherein the step of forming the semiconductor pillar is performed by epitaxially growing silicon from the first doped region.
Claim 4
Dependent Claim
33 words
The process of claim 1, wherein the step of forming the spacer is performed such that the spacer lies adjacent to the second doped region, the central region, and the third doped region.
Claim 5
Dependent Claim
29 words
The process of claim 1, wherein the step of forming the spacer is performed by depositing a silicon layer and anisotropically etching the silicon layer to form the spacer.
Claim 6
Dependent Claim
282 words
A process for forming a memory array that includes a plurality of electrically programmable read-only memory cells comprising the steps of: providing a substrate having a first conductivity type and a primary surface; forming a first doped region having a second conductivity type that is opposite the first conductivity type, wherein the first doped region lies at the primary surface of the substrate; forming a first insulating layer overlying the first doped region and including openings; forming semiconductor pillars overlying the first doped region and extending therefrom, wherein each of the pillar includes: a second doped region overlying the first doped region, wherein the second doped region has the second conductivity type; a central region lying only on the second doped region, wherein the central region has the first conductivity type; and a third doped region lying on the central region, wherein the third doped region has the second conductivity type; forming a first dielectric layer having a first side and a second side that is opposite the first side, wherein the first side of the first dielectric layer lies adjacent to the semiconductor pillars; forming spacers lying adjacent to the second side of the first dielectric layer, wherein the spacers act as floating gates; forming a second dielectric layer including a first side and a second side that lies opposite the first side, wherein the first side of the second dielectric layer lies adjacent to the spacers and the third doped regions; forming conductive members that lie adjacent to the second side of the second dielectric layer, wherein the conductive members include openings that overlie the third doped regions; and. forming interconnects that are electrically connected to the third doped regions.
Claim 7
Dependent Claim
282 words
A process for forming a memory array that includes a plurality of electrically programmable read-only memory cells comprising the steps of: providing a substrate having a first conductivity type and a primary surface; forming a first doped region having a second conductivity type that is opposite the first conductivity type, wherein the first doped region lies at the primary surface of the substrate; forming a first insulating layer overlying the first doped region and including openings; forming semiconductor pillars overlying the first doped region and extending therefrom, wherein each of the pillar includes: a second doped region overlying the first doped region, wherein the second doped region has the second conductivity type; a central region lying only on the second doped region, wherein the central region has the first conductivity type; and a third doped region lying on the central region, wherein the third doped region has the second conductivity type; forming a first dielectric layer having a first side and a second side that is opposite the first side, wherein the first side of the first dielectric layer lies adjacent to the semiconductor pillars; forming spacers lying adjacent to the second side of the first dielectric layer, wherein the spacers act as floating gates; forming a second dielectric layer including a first side and a second side that lies opposite the first side, wherein the first side of the second dielectric layer lies adjacent to the spacers and the third doped regions; forming conductive members that lie adjacent to the second side of the second dielectric layer, wherein the conductive members include openings that overlie the third doped regions; and. forming interconnects that are electrically connected to the third doped regions.
Claim 8
Dependent Claim
28 words
The process of claim 5, wherein the step of forming the semiconductor pillars of the memory cell is performed by epitaxially growing silicon from the first doped region.
Claim 9
Dependent Claim
40 words
The process of claim 5, wherein the step of forming the spacers is performed such that each of the spacers lies adjacent to the second doped region, the central region, and the third doped region of the same semiconductor pillar.
Claim 10
Dependent Claim
29 words
The process of claim 5, wherein the step of forming the spacers is performed by depositing a silicon layer and anisotropically etching the silicon layer to form the spacers.
Claim 11
Dependent Claim
69 words
The process of claim 5, wherein: the step of forming the conductive members is performed such that the conductive members have lengths extending in a first direction and each of the conductive members laterally surrounds a plurality of spacers; and the step of forming the interconnects is performed such that the interconnects have lengths extending in a second direction, wherein the second direction is perpendicular to the first direction.
References Cited (Backward Citations)
US4530149A
Cited
US5017977A
Cited
US5135879A
Cited
US5106775A
Cited
US5141886A
Cited
US5316962A
Cited
US5180680A
Cited
US5208172A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-16 | 1998-07-18 | 1999-01-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-16 | 2002-07-18 | 2003-01-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-16 | 2006-07-18 | 2007-01-17 | $7700.00 | Window Closed / Lapsed |