← Back to Patent Explorer
US4761385A Expired / Lapsed US ⏱️ 0.0 years remaining

Forming a trench capacitor

Assignee: NXP USA Inc
•
Filing: 1987-02-10
•
Granted: 1988-08-02
•
Expires: 2007-02-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A trench capacitor having increased capacitance. By means of the oxidation enhanced diffusion (OED) effect, locally outdiffused regions in the doped substrate of a semiconductor material may be formed. Thus, greater capacitance can be achieved for a trench capacitor of equal depth. This technique avoids the heretofore required extra doping in the well of opposite conductivity type that would have been necessary to prevent punchthrough if the entire lower, heavily doped region or substrate had to be formed closer to the surface of the overlying lightly doped semiconductor layer. The locally outdiffused regions may be accomplished by standard oxidation techniques.

Inventors

  • 👤 James R. Pfiester

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 11:44
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/01; H10D1/045; H10D1/047; H10B; H10B12/00; H10B12/30; H10B12/37; H10D1/60; H10D1/62; H10D1/66; H10D1/665; Y; Y10; Y10S; Y10S438/00; Y10S438/914; Y10S438/92; Y10T; Y10T29/00; Y10T29/43; Y10T29/435

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 140 words
A process for forming a trench capacitor, comprising: providing a doped semiconductor substrate, relatively heavily doped with an impurity of a first conductivity type; providing a doped layer of semiconductor material on the semiconductor substrate, where the doped layer is relatively lightly doped with an impurity of the first conductivity type; providing a localized outdiffusion region extending from the doped semiconductor substrate into the doped layer of semiconductor material, where the localized outdiffused region is relatively heavily doped with the same impurity of the doped semiconductor substrate and the source of the impurity is the doped semiconductor substrate; providing a trench within the doped layer of semiconductor material extending into the localized outdiffusion region; providing a thin layer of dielectric material on the trench; and providing a region of conductive material on the layer of dielectric material in the trench.
Claim 2
Dependent Claim 140 words
A process for forming a trench capacitor, comprising: providing a doped semiconductor substrate, relatively heavily doped with an impurity of a first conductivity type; providing a doped layer of semiconductor material on the semiconductor substrate, where the doped layer is relatively lightly doped with an impurity of the first conductivity type; providing a localized outdiffusion region extending from the doped semiconductor substrate into the doped layer of semiconductor material, where the localized outdiffused region is relatively heavily doped with the same impurity of the doped semiconductor substrate and the source of the impurity is the doped semiconductor substrate; providing a trench within the doped layer of semiconductor material extending into the localized outdiffusion region; providing a thin layer of dielectric material on the trench; and providing a region of conductive material on the layer of dielectric material in the trench.
Claim 3
Dependent Claim 36 words
The process of claim 1 wherein the provision of the localized outdiffused region comprises growing an oxide region in an area of the substrate where the trench capacitor is formed, and subsequently removing the oxide region.
Claim 4
Dependent Claim 27 words
The process of claim 1 wherein the doped layer of semiconductor material is selected from the group of structures consisting of a well and an epitaxial layer.
Claim 5
Dependent Claim 171 words
A process for forming a trench capacitor, comprising: providing a doped semiconductor substrate, relatively heavily doped with an impurity of a first conductivity type; providing a doped layer of semiconductor material on the semiconductor substrate, where the doped layer is relatively lightly doped with an impurity of the first conductivity type and is selected from the group of structures consisting of a well and an epitaxial layer; growing an oxide region in an area of the substrate where the trench capacitor is to be formed and subsequently removing the oxide region to cause a localized outdiffusion region to diffuse from the doped semiconductor substrate into the doped layer of semiconductor material only in the proximity of the oxide region, where the localized outdiffused region is relatively heavily doped; providing a trench within the doped layer of semiconductor conductor material extending into the localized outdiffusion region; providing a thin layer of dielectric material on the trench; and providing a region of conductive material on the layer of dielectric material in the trench.
Claim 6
Dependent Claim 171 words
A process for forming a trench capacitor, comprising: providing a doped semiconductor substrate, relatively heavily doped with an impurity of a first conductivity type; providing a doped layer of semiconductor material on the semiconductor substrate, where the doped layer is relatively lightly doped with an impurity of the first conductivity type and is selected from the group of structures consisting of a well and an epitaxial layer; growing an oxide region in an area of the substrate where the trench capacitor is to be formed and subsequently removing the oxide region to cause a localized outdiffusion region to diffuse from the doped semiconductor substrate into the doped layer of semiconductor material only in the proximity of the oxide region, where the localized outdiffused region is relatively heavily doped; providing a trench within the doped layer of semiconductor conductor material extending into the localized outdiffusion region; providing a thin layer of dielectric material on the trench; and providing a region of conductive material on the layer of dielectric material in the trench.

References Cited (Backward Citations)

US204A Cited
JPS6064444A Cited
JPS60140860A Cited
EP0149799A2 Cited
JPS60154664A Cited
USH204H Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-08-02 1992-02-01 1992-08-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-08-02 1996-02-01 1996-08-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-08-02 2000-02-01 2000-08-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag