US4604162A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Formation and planarization of silicon-on-insulator structures
Assignee: MagnaChip Semiconductor Ltd
•
Filing: 1985-12-23
•
Granted: 1986-08-05
•
Expires: 2005-12-23
Abstract
Abstract A process for fabricating silicon-on-insulator structures on semiconductor wafers and planarizing the topology of the patterns formed from the silicon. In the composite, the process provides for the formation of monocrystalline silicon islands electrically isolated by dielectric in substantially coplanar arrangement with surrounding dielectric. According to one practice of the process, substrate silicon islands are initially formed and capped, and thereafter used as masks to direct the anisotropic etch of the silicon substrate to regions between the islands. During the oxidation which follows, the capped and effectively elevated silicon islands are electrically isolated from the substrate by lateral oxidation through the silicon walls exposed during the preceding etch step. The capped regions, however, remain substantially unaffected during the oxidation. With the electrically isolated silicon island in place, a silicon dioxide layer and a planarizing polymer layer are deposited over the wafer. Processing is concluded with a pair of etching operations, the first removing polymer and silicon dioxide at substantially identical rates, and the second removing silicon dioxide and monocrystalline silicon at substantially identical rates.
Inventors
- 👤 Zbigniew P. Sobczak
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 00:54
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10P95/00; H10P95/06; H10P95/062; H10P95/064; H10W; H10W10/00; H10W10/01; H10W10/061; H10W10/10; H10W10/181; H10W10/011; H10W10/012; H10W10/13
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
159 words
A process for fabricating planarized silicon insulator structures on a semiconductor wafer, comprising the steps of: etching a monocrystalline silicon substrate to form islands of silicon having defined perimeters; capping the tops and sides of the silicon islands with oxidation masks; anisotropically etching deeper into the monocrystalline silicon substrate between the capped island and with no material undercut of the capped islands to increase the relative height of the islands; oxidizing the lateral walls of silicon formed by the anisotropic etch until the capped silicon is electrically isolated from the silicon substrate; depositing a dielectric layer to a thickness greater than the height of the islands; forming a planarized polymer layer over the dielectric layers; simultaneously etching the polymer and dielectric layers to remove polymer and dielectric material at substantially equal rates until the polymer layer is absent; and simultaneously etching the dielectric layer and the electrically isolated silicon to remove dielectric material and silicon at substantially equal rates.
Claim 2
Dependent Claim
159 words
A process for fabricating planarized silicon insulator structures on a semiconductor wafer, comprising the steps of: etching a monocrystalline silicon substrate to form islands of silicon having defined perimeters; capping the tops and sides of the silicon islands with oxidation masks; anisotropically etching deeper into the monocrystalline silicon substrate between the capped island and with no material undercut of the capped islands to increase the relative height of the islands; oxidizing the lateral walls of silicon formed by the anisotropic etch until the capped silicon is electrically isolated from the silicon substrate; depositing a dielectric layer to a thickness greater than the height of the islands; forming a planarized polymer layer over the dielectric layers; simultaneously etching the polymer and dielectric layers to remove polymer and dielectric material at substantially equal rates until the polymer layer is absent; and simultaneously etching the dielectric layer and the electrically isolated silicon to remove dielectric material and silicon at substantially equal rates.
Claim 3
Dependent Claim
42 words
The process as recited in claim 1, wherein said steps of etching the silicon substrate between the islands to increase the relative height of the islands is comprised of an anisotropic etch to a depth proportional to the width of the islands.
Claim 4
Dependent Claim
40 words
The process recited in claim 2, wherein said step of forming a planarized polymer layer over the dielectric layer is comprised of depositing and reflowing polystyrene or polymethylmethacrylate characterized by low viscosity and surface tension when in a molten state.
Claim 5
Dependent Claim
26 words
The process recited in claim 3, wherein said step of depositing a dielectric layer is comprised of a plasma enhanced chemical vapor deposition of silicon dioxide.
Claim 6
Dependent Claim
27 words
The process recited in claim 4, wherein said step of depositing a dielectric layer is preceded by the step of stripping the capping material from the islands.
Claim 7
Dependent Claim
40 words
The process recited in claim 5, wherein said step of oxidizing exposed silicon until the capped silicon is electrically isolated from the silicon substrate is comprised of thermal oxidation to grow silicon dioxide to the level of a capped silicon.
Claim 8
Dependent Claim
66 words
The process recited in claim 6, wherein said step of capping the tops and sides of the silicon islands is comprised of: forming a silicon nitride layer over silicon islands already having PAD oxide, silicon nitride and silicon dioxide on the island tops; and anisotropically etching the silicon nitride layer to expose the silicon dioxide on the island tops and the silicon substrate between the islands.
Claim 9
Dependent Claim
90 words
A process for fabricating silicon-on-insulator structures on a semiconductor wafer, comprising the steps of: etching a monocrystalline silicon substrate to form islands of silicon having defined perimeters; capping the tops and sides of thee silicon islands with oxidation masks; anisotropically etching deeper into the silicon substrate between the capped islands and with no material undercut of the capped islands to increase the relative height of the islands; and oxidizing the lateral walls of silicon formed by the anisotropic etch until the capped silicon is electrically isolated from the silicon substrate.
Claim 10
Dependent Claim
90 words
A process for fabricating silicon-on-insulator structures on a semiconductor wafer, comprising the steps of: etching a monocrystalline silicon substrate to form islands of silicon having defined perimeters; capping the tops and sides of thee silicon islands with oxidation masks; anisotropically etching deeper into the silicon substrate between the capped islands and with no material undercut of the capped islands to increase the relative height of the islands; and oxidizing the lateral walls of silicon formed by the anisotropic etch until the capped silicon is electrically isolated from the silicon substrate.
Claim 11
Dependent Claim
41 words
The process recited in claim 8, wherein said step of etching the silicon substrate between the islands to increase the relative height of the islands is comprised of an anisotropic etch to a depth proportional to the width of the islands.
Claim 12
Dependent Claim
41 words
The process recited in claim 9, wherein said step of oxidizing exposed silicon until the capped silicon is electrically isolated from the silicon substrate is comprised of a thermal oxidation to grow silicon dioxide to the level of the capped silicon.
Claim 13
Dependent Claim
65 words
The process recited in claim 10, wherein said step of capping the tops and sides of the silicon islands is comprised of: forming a silicon nitride layer over silicon islands already having PAD oxide, silicon nitride and silicon dioxide on the island tops; and anisotropically etching the silicon nitride layer to expose silicon dioxide on the island tops and the silicon substrate between the islands.
References Cited (Backward Citations)
US4025411A
Cited
US4307180A
Cited
US4333965A
Cited
US4377438A
Cited
US4485551A
Cited
US4407851A
Cited
US4374011A
Cited
US4580331A
Cited
US4361600A
Cited
US4502913A
Cited
US4561932A
Cited
US4571819A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-08-04 | 1990-02-03 | 1990-08-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-08-04 | 1994-02-03 | 1994-08-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-08-04 | 1998-02-03 | 1998-08-05 | $7700.00 | Window Closed / Lapsed |