US5208657A
Expired / Lapsed
US
⏱️ 0.0 years remaining
DRAM Cell with trench capacitor and vertical channel in substrate
Assignee: Texas Instruments Inc
•
Filing: 1991-07-22
•
Granted: 1993-05-04
•
Expires: 2011-07-22
Abstract
Abstract A dRAM cell and array of cells, together with a method of fabrication, are disclosed wherein the cell includes one field effect transistor and one storage capacitor with the capacitor formed in a trench in a substrate and the transistor channel formed by epitaxial growth on the substrate. The transistor source and drain are insulated from the substrate, and the transistor may be adjacent the trench or on the upper portion of the trench sidewalls. Signal charge is stored on the capacitor plate insulated from the substrate.
Inventors
- 👤 Pallab K. Chatterjee
- 👤 Satwinder Malhi
- 👤 William F. Richardson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 20:18
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/038; H10B12/0383; H10B12/30; H10B12/39; H10B12/395; H10D; H10D1/00; H10D1/01; H10D1/045; H10D1/047
Claims Analysis
Total Claims: 37
Claim 1
Independent Claim
65 words
A device comprising: (a) a substrate with a trench formed therein; (b) material for storing a signal within said trench substantially insulated from said substrate; and (c) a field effect transistor having a channel in said substrate and positioned to provide channel current flow substantially along the walls of said trench, said field effect transistor being conductively connected to said material for storing a signal.
Claim 2
Independent Claim
65 words
A device comprising: (a) a substrate with a trench formed therein; (b) material for storing a signal within said trench substantially insulated from said substrate; and (c) a field effect transistor having a channel in said substrate and positioned to provide channel current flow substantially along the walls of said trench, said field effect transistor being conductively connected to said material for storing a signal.
Claim 3
Dependent Claim
15 words
The device of claim 1 wherein said channel surrounds the upper portion of said trench.
Claim 4
Dependent Claim
12 words
The device of claim 1 wherein said material is a conductive material.
Claim 5
Dependent Claim
12 words
The device of claim 3 wherein said conductive material is polycrystalline silicon.
Claim 6
Dependent Claim
21 words
The device of claim 1 wherein said material is polycrystalline silicon doped to provide a resistivity of less than 2 ohm-cm.
Claim 7
Dependent Claim
33 words
The device of claim 1 wherein a substantial region of said substrate surrounding the isolated portion of said storage material is doped one of the group of types consisting of N+ and P+.
Claim 8
Independent Claim
69 words
A device comprising: (a) a substrate with a trench formed therein; (b) a capacitor having a plate within said trench substantially insulated from said substrate; and (c) a field effect transistor positioned to provide current flow substantially along the side walls of said trench, said field effect transistor having a channel region formed in said substrate, said field effect transistor being conductively connected to said plate of said capacitor.
Claim 9
Independent Claim
69 words
A device comprising: (a) a substrate with a trench formed therein; (b) a capacitor having a plate within said trench substantially insulated from said substrate; and (c) a field effect transistor positioned to provide current flow substantially along the side walls of said trench, said field effect transistor having a channel region formed in said substrate, said field effect transistor being conductively connected to said plate of said capacitor.
Claim 10
Dependent Claim
33 words
The device of claim 7 wherein a substantial region of said substrate surrounding the isolated portion of said storage material is doped one of the group of types consisting of N+ and P+.
Claim 11
Independent Claim
107 words
A device comprising: (a) a substrate having a trench formed therein; (b) an insulating layer on the walls of said trench; (c) a capacitor having a first plate formed on said insulating layer, said substrate serving as a second plate; (d) a transistor having a gate in said trench at least partially below the surface of said substrate, the portion of said gate below said surface being adjacent to but insulated from a portion of the walls of said trench, said gate controlling current in a channel region in said substrate along the walls of said trench, and said transistor being conductively connected to said first plate.
Claim 12
Independent Claim
107 words
A device comprising: (a) a substrate having a trench formed therein; (b) an insulating layer on the walls of said trench; (c) a capacitor having a first plate formed on said insulating layer, said substrate serving as a second plate; (d) a transistor having a gate in said trench at least partially below the surface of said substrate, the portion of said gate below said surface being adjacent to but insulated from a portion of the walls of said trench, said gate controlling current in a channel region in said substrate along the walls of said trench, and said transistor being conductively connected to said first plate.
Claim 13
Dependent Claim
30 words
A device as in claim 9 further including: a word line, wherein said gate is a portion of said word line; and having a bit line connected to said transistor.
Claim 14
Dependent Claim
32 words
A device as in claim 10 where the point of intersection between said bit line and said word line is at the opening of said trench to a surface of said substrate.
Claim 15
Dependent Claim
17 words
A device as in claim 9 wherein said transistor is a field effect transistor having a channel.
Claim 16
Dependent Claim
15 words
The device of claim 12 wherein said channel surrounds the upper portion of said trench.
Claim 17
Dependent Claim
114 words
A memory cell comprising: (a) a substrate having at least a first second and third surfaces, said third surface extending between first and second surfaces and said third surface extending into said substrate at an angle from said first surface; (b) an insulating layer on at least a portion of said third surface; (c) a conductive material formed on said insulating layer serving as a first capacitor plate, said substrate serving as a second capacitor plate; (d) a transistor having a channel in said substrate along said third surface, having a source connected to said first plate, having a drain connected to a bit line and having a gate connected to a word line.
Claim 18
Dependent Claim
114 words
A memory cell comprising: (a) a substrate having at least a first second and third surfaces, said third surface extending between first and second surfaces and said third surface extending into said substrate at an angle from said first surface; (b) an insulating layer on at least a portion of said third surface; (c) a conductive material formed on said insulating layer serving as a first capacitor plate, said substrate serving as a second capacitor plate; (d) a transistor having a channel in said substrate along said third surface, having a source connected to said first plate, having a drain connected to a bit line and having a gate connected to a word line.
Claim 19
Dependent Claim
33 words
The device of claim 10 wherein a substantial region of said substrate surrounding the isolated portion of said storage material is doped one of the group of types consisting of N+ and P+.
Claim 20
Dependent Claim
33 words
The device of claim 12 wherein a substantial region of said substrate surrounding the isolated portion of said storage material is doped one of the group of types consisting of N+ and P+.
Claim 21
Dependent Claim
111 words
A memory cell comprising: (a) a substrate having at least a first second and third surfaces, said third surface extending between first and second surfaces and said third surface extending into said substrate at an angle from said first surface; (b) an insulating layer on at least a portion of said third surface; (c) a conductive material formed on said insulating layer serving as a first capacitor plate, said substrate serving as a second capacitor plate; (d) a transistor having a channel along said third surface, having a source connected to said first plate, having a drain connected to a bit line and having a gate connected to a word line.
Claim 22
Dependent Claim
111 words
A memory cell comprising: (a) a substrate having at least a first second and third surfaces, said third surface extending between first and second surfaces and said third surface extending into said substrate at an angle from said first surface; (b) an insulating layer on at least a portion of said third surface; (c) a conductive material formed on said insulating layer serving as a first capacitor plate, said substrate serving as a second capacitor plate; (d) a transistor having a channel along said third surface, having a source connected to said first plate, having a drain connected to a bit line and having a gate connected to a word line.
Claim 23
Dependent Claim
31 words
The memory cell of 17 wherein said second and third surfaces are surfaces of a trench formed in said substrate and said first surfaces is a major face of said substrate.
Claim 24
Dependent Claim
31 words
The memory cell of 17 wherein said second and third surfaces are surfaces of a trench formed in said substrate and said first surfaces is a major face of said substrate.
Claim 25
Dependent Claim
20 words
The memory cell of 18 wherein said trench has a major axis perpendicular to said first surface of said substrate.
Claim 26
Dependent Claim
20 words
The memory cell of 18 wherein said trench has a major axis perpendicular to said first surface of said substrate.
Claim 27
Dependent Claim
111 words
A cross point memory cell array on a substrate, comprising: (a) a plurality of parallel first conductor lines on said substrate; (b) a plurality of parallel second conductor lines crossing said first conductor lines but insulated therefrom; and (c) a plurality of cells, one cell at each of said crossings, each of said cells including a trench in said substrate extending from said crossing, a storage node within said trench substantially insulated from said substrate and a field effect transistor having a channel in said substrate and positioned to provide channel current flow substantially along the walls of said trench, said field effect transistor being conductively connected to said storage node.
Claim 28
Dependent Claim
111 words
A cross point memory cell array on a substrate, comprising: (a) a plurality of parallel first conductor lines on said substrate; (b) a plurality of parallel second conductor lines crossing said first conductor lines but insulated therefrom; and (c) a plurality of cells, one cell at each of said crossings, each of said cells including a trench in said substrate extending from said crossing, a storage node within said trench substantially insulated from said substrate and a field effect transistor having a channel in said substrate and positioned to provide channel current flow substantially along the walls of said trench, said field effect transistor being conductively connected to said storage node.
Claim 29
Dependent Claim
15 words
The device of claim 18 wherein said channel surrounds the upper portion of said trench.
Claim 30
Dependent Claim
32 words
The device of claim 17 wherein a substantial region of said substrate surrounding the isolated portion of said capacitor is doped one of the group of types consisting of N+ and P+.
Claim 31
Dependent Claim
108 words
A cross point memory cell array on a substrate, comprising: (a) a plurality of parallel first conductor lines on said substrate; (b) a plurality of parallel second conductor lines crossing said first conductor lines but insulated therefrom; and (c) a plurality of cells, one cell at each of said crossings, each of said cells including a trench in said substrate extending from said crossing, a storage node within said trench substantially insulated from said substrate and a field effect transistor having a channel and positioned to provide channel current flow substantially along the walls of said trench, said field effect transistor being conductively connected to said storage node.
Claim 32
Dependent Claim
108 words
A cross point memory cell array on a substrate, comprising: (a) a plurality of parallel first conductor lines on said substrate; (b) a plurality of parallel second conductor lines crossing said first conductor lines but insulated therefrom; and (c) a plurality of cells, one cell at each of said crossings, each of said cells including a trench in said substrate extending from said crossing, a storage node within said trench substantially insulated from said substrate and a field effect transistor having a channel and positioned to provide channel current flow substantially along the walls of said trench, said field effect transistor being conductively connected to said storage node.
Claim 33
Dependent Claim
35 words
The array of claim 28 wherein said channel current flow is into one of said first conductor lines and the gate of said transistor is connected to one of said second of said conductor lines.
Claim 34
Dependent Claim
24 words
The array of claim 23 including isolating means insulating said trench from said substrate whereby adjacent storage nodes are electrically isolated form each other.
Claim 35
Dependent Claim
24 words
The array of claim 24 including isolating means insulating said trench from said substrate whereby adjacent storage nodes are electrically isolated from each other.
Claim 36
Dependent Claim
27 words
The array of claim 23 wherein a substantial region of said substrate surrounding the isolated portion of said storage node is doped one of N+ and P+.
Claim 37
Dependent Claim
27 words
The array of claim 24 wherein a substantial region of said substrate surrounding the isolated portion of said storage node is doped one of N+ and P+.
References Cited (Backward Citations)
GB1084937A
Cited
US3961355A
Cited
US4017885A
Cited
JPS51130176A
Cited
US4003036A
Cited
US4105475A
Cited
US4115795A
Cited
US4225945A
Cited
US4467450A
Cited
US4164751A
Cited
US4199772A
Cited
DE2706155A1
Cited
US4434433A
Cited
GB2002958A
Cited
US4116720A
Cited
US4412237A
Cited
JPS5511365A
Cited
JPS55133574A
Cited
US4462040A
Cited
US4262296A
Cited
US4432006A
Cited
JPS5651854A
Cited
US4476623A
Cited
US4369564A
Cited
US4327476A
Cited
US4319342A
Cited
US4353086A
Cited
US4364074A
Cited
JPS5710973A
Cited
US4397075A
Cited
EP0048405A2
Cited
JPS57109367A
Cited
EP0066081A2
Cited
JPS583269A
Cited
JPS5810861A
Cited
US4472240A
Cited
US4751557A
Cited
EP0088451A1
Cited
JPS58204568A
Cited
JPS58213464A
Cited
JPS5919366A
Cited
EP0108390A1
Cited
EP0118878A2
Cited
JPS59181661A
Cited
JPS6012752A
Cited
US4717942A
Cited
US4536785A
Cited
JPS59103373A
Cited
US4670768A
Cited
US4568958A
Cited
JPS60182161A
Cited
JPS60213053A
Cited
DE3508996A1
Cited
JPS60261165A
Cited
US4636281A
Cited
EP0167764A2
Cited
DE3525418A1
Cited
US4672410A
Cited
JPS6136965A
Cited
EP0176254A2
Cited
US4651184A
Cited
US4630088A
Cited
JPS6173366A
Cited
US4683486A
Cited
US4791463A
Cited
GB2168195A
Cited
EP0186875A2
Cited
US4673962A
Cited
EP0198590A2
Cited
US4650544A
Cited
US4702795A
Cited
US4649625A
Cited
US4704368A
Cited
US4751558A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-05-03 | 1996-11-02 | 1997-05-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-05-03 | 2000-11-02 | 2001-05-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-05-03 | 2004-11-02 | 2005-05-04 | $7700.00 | Window Closed / Lapsed |