US4199772A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Toshiba Corp
•
Filing: 1977-11-01
•
Granted: 1980-04-22
•
Expires: 1997-11-01
Abstract
Abstract A semiconductor memory device in which a plurality of unit memory cells are formed on a semiconductor substrate; each memory cell comprises a main electrode region provided with either of the source and drain sections of an MOS transistor, a gate region and an MOS capacitor region, the main electrode region, gate region and capacitor region being arranged in the order mentioned; a recess is formed in a semiconductor region including the gate region and part of the MOS capacitor region; the gate region is formed in one selected portion of the recess-defining wall body; and part of the capacitor electrode of the capacitor region extends over another selected portion of the recess-defining wall body.
Inventors
- 👤 Kenji Natori
- 👤 Fujio Masuoka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 20:08
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/34; G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/403; G11C11/404; H10B12/37; H10B12/39; H10B12/395
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
297 words
A semiconductor memory device having a plurality of unit memory cells interconnected by word lines and digit lines, with each cell comprising: (a) a substrate of first conductivity type, said substrate including a planar first surface region and a second surface region which defines a recess in said first surface region; (b) a region of second conductivity type defining a first portion of said first surface region and extending into said substrate; (c) a capacitor insulating layer covering both a second portion of said first surface region and a contiguous first portion of said second surface region, said second surface region being interposed between said first and second portions of said first surface region; (d) a capacitor electrode provided on said capacitor insulating layer to convert said substrate adjacent said second portion of said first surface region and said first portion of said second surface region from said first conductivity type to said second conductivity type upon application of a voltge to said capacitor electrode; (e) a gate insulating layer covering a second portion of said second surface region; and (f) a gate electrode on said gate insulating layer and insulated from said capacitor electrode for connection to a word line of said semiconductor memory cell, said region of second conductivity type forming one of a source and drain of a metal oxide semiconductor transistor for connection to a digit line of said memory device, said gate insulating layer forming a gate of said transistor, and said substrate adjacent said capacitor insulating layer forming the other of said drain and source of said transistor; and said substrate adjacent said second portion of said first surface region and said first portion of said second surface region, said capacitor insulating layer, and said capacitor electrode forming a MOS capacitor.
Claim 2
Dependent Claim
297 words
A semiconductor memory device having a plurality of unit memory cells interconnected by word lines and digit lines, with each cell comprising: (a) a substrate of first conductivity type, said substrate including a planar first surface region and a second surface region which defines a recess in said first surface region; (b) a region of second conductivity type defining a first portion of said first surface region and extending into said substrate; (c) a capacitor insulating layer covering both a second portion of said first surface region and a contiguous first portion of said second surface region, said second surface region being interposed between said first and second portions of said first surface region; (d) a capacitor electrode provided on said capacitor insulating layer to convert said substrate adjacent said second portion of said first surface region and said first portion of said second surface region from said first conductivity type to said second conductivity type upon application of a voltge to said capacitor electrode; (e) a gate insulating layer covering a second portion of said second surface region; and (f) a gate electrode on said gate insulating layer and insulated from said capacitor electrode for connection to a word line of said semiconductor memory cell, said region of second conductivity type forming one of a source and drain of a metal oxide semiconductor transistor for connection to a digit line of said memory device, said gate insulating layer forming a gate of said transistor, and said substrate adjacent said capacitor insulating layer forming the other of said drain and source of said transistor; and said substrate adjacent said second portion of said first surface region and said first portion of said second surface region, said capacitor insulating layer, and said capacitor electrode forming a MOS capacitor.
Claim 3
Dependent Claim
37 words
The semiconductor memory device according to claim 1, wherein said second surface region, prior to application of a voltage to said capacitor electrode, is constituted entirely by part of said semiconductor substrate of said first conductivity type.
Claim 4
Dependent Claim
74 words
The semiconductor memory device according to claim 1, wherein said region of second conductivity type forms part of said second surface region and the remaining part of said second surface region is formed by said semiconductor substrate of said first conductivity type; and both said first and second portions of said second surface region are formed in said part of said second surface region constituted by said semiconductor substrate of said first conductivity type.
Claim 5
Dependent Claim
104 words
The semiconductor memory device according to claim 1, wherein one part of said second surface region is formed by part of said semiconductor substrate of said first conductivity type and the remaining part of said second surface region is constituted by part of said region of said second conductivity type; said second portion of said second surface region being constituted in part by said semiconductor substrate of said first conductivity type and at least in part by said region of said second conductivity type; and said second portion of said first surface region is constituted by said semiconductor substrate of said first conductivity type.
Claim 6
Dependent Claim
29 words
The semiconductor memory device according to claim 1, wherein a cross section of said recess defined by a vertical plane perpendicular to said first surface region is substantially rectangular.
Claim 7
Dependent Claim
29 words
The semiconductor memory device according to claim 1, wherein a cross section of said recess defined by a vertical plane perpendicular to said first surface region is substantially triangular.
Claim 8
Dependent Claim
29 words
The semiconductor memory device according to claim 1, wherein a cross section of said recess defined by a vertical plane perpendicular to said first surface region is substantially semicircular.
Claim 9
Dependent Claim
32 words
The semiconductor memory device according to claim 1, wherein said region of said second conductivity type extends a thickness into said substrate equal to or smaller than the depth of said recess.
Claim 10
Dependent Claim
20 words
The semiconductor memory device according to claim 1, wherein said recess is provided in each of the unit memory cells.
Claim 11
Dependent Claim
23 words
The semiconductor memory device according to claim 1, wherein a recess is provided in common to a plurality of said unit memory cells.
Claim 12
Dependent Claim
16 words
The semiconductor memory device according to claim 1, wherein said gate electrode lies within said recess.
References Cited (Backward Citations)
US4017883A
Cited
US3825945A
Cited
US3975221A
Cited
US3893155A
Cited
US4012757A
Cited
US4003036A
Cited
US4084175A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-04-22 | 1983-10-22 | 1984-04-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-04-22 | 1987-10-22 | 1988-04-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-04-22 | 1991-10-22 | 1992-04-22 | $7700.00 | Window Closed / Lapsed |