Patent US3909363A successfully refreshed from Google Patents.
US6238976B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for forming high density flash memory
Assignee: Micron Technology Inc
•
Filing: 1998-02-27
•
Granted: 2001-05-29
•
Expires: 2018-02-27
Abstract
Abstract A method of forming a memory array. The method includes forming a plurality of first conductivity type semiconductor pillars upon a substrate. Each pillar has a top and a side surface. The method includes forming a plurality of first source/drain regions, of a second conductivity type. Each of the first source/drain regions formed proximally to an interface between the pillar and the substrate. The method includes forming a plurality of second source/drain regions, of a second conductivity type, each of the second source/drain regions formed within one of the pillars and distal to the substrate and separate from the first/source drain region. A gate dielectric is formed on at least a portion of the side surface of the pillars. At least two floating gates are formed per pillar. Each of the floating gates are formed substantially adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric, a plurality of control gates are formed substantially adjacent to at least one of the floating gates and insulated therefrom. An intergate dielectric is formed, interposed between ones of the floating gates and ones of the control gates. A plurality of first gate lines are formed such that each first gate line interconnects ones of the control gates. The method includes forming a plurality of second gate lines, each second gate line interconnecting ones of the control gates. At least one first source/drain interconnection line is formed interconnecting ones of the first source/drain regions. And, the method includes forming a plurality of data lines such that each data line interconnects ones of the second/source drain regions.
Inventors
- 👤 Wendell P. Noble
- 👤 Leonard Forbes
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 09:29
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/20; H10B41/23; H10B41/27; H10B41/30; H10B69/00; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0411; H10D30/60; H10D30/68; H10D30/681; H10D30/6891; H10D30/6894; H10D64/00; H10D64/01; H10D64/031; H10D64/035; H10D86/00; H10D86/01; H10D86/201
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
261 words
A method of forming a memory array, the method comprising the steps of: forming a plurality of first conductivity type semiconductor pillars upon a substrate, each pillar having top and side surfaces; forming a plurality of first source/drain regions, of a second conductivity type, each of the first source/drain regions formed proximally to an interface between each pillar and the substrate; forming a plurality of second source/drain regions, of a second conductivity type, each of the second source/drain regions formed within one of the pillars and distal to the substrate and separate from each of the plurality of first source/drain region; forming a gate dielectric on at least a portion of the side surface of the pillars; forming at least two floating gates per pillar, each of the floating gates formed adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric; forming a plurality of control gates, each of the control gates formed adjacent to at least one of the floating gates and insulated therefrom; forming a intergate dielectric, interposed between the plurality of floating gates and the plurality of control gates; forming a plurality of first gate lines, each first gate line interconnecting a plurality of the control gates; forming a plurality of second gate lines, each second gate line interconnecting a plurality of the control gates; forming at least one first source/drain interconnection line interconnecting a plurality of the first source/drain regions; and forming a plurality of data lines, each data line interconnecting the plurality of second source/drain regions.
Claim 2
Independent Claim
261 words
A method of forming a memory array, the method comprising the steps of: forming a plurality of first conductivity type semiconductor pillars upon a substrate, each pillar having top and side surfaces; forming a plurality of first source/drain regions, of a second conductivity type, each of the first source/drain regions formed proximally to an interface between each pillar and the substrate; forming a plurality of second source/drain regions, of a second conductivity type, each of the second source/drain regions formed within one of the pillars and distal to the substrate and separate from each of the plurality of first source/drain region; forming a gate dielectric on at least a portion of the side surface of the pillars; forming at least two floating gates per pillar, each of the floating gates formed adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric; forming a plurality of control gates, each of the control gates formed adjacent to at least one of the floating gates and insulated therefrom; forming a intergate dielectric, interposed between the plurality of floating gates and the plurality of control gates; forming a plurality of first gate lines, each first gate line interconnecting a plurality of the control gates; forming a plurality of second gate lines, each second gate line interconnecting a plurality of the control gates; forming at least one first source/drain interconnection line interconnecting a plurality of the first source/drain regions; and forming a plurality of data lines, each data line interconnecting the plurality of second source/drain regions.
Claim 3
Dependent Claim
26 words
The method of claim 1 , further comprising the step of forming an insulating layer between the semiconductor pillars and a semiconductor portion of the substrate.
Claim 4
Dependent Claim
20 words
The method of claim 1 , wherein the plurality of first gate lines are formed parallel in a first direction.
Claim 5
Dependent Claim
28 words
The method of claim 3 , wherein the plurality of second gate lines are formed parallel in a second direction that is substantially orthogonal to the first direction.
Claim 6
Dependent Claim
23 words
The method of claim 1 , wherein the at least one first source/drain interconnection line is formed at least partially within the substrate.
Claim 7
Dependent Claim
26 words
The method of claim 1 , wherein the step of forming the plurality of first gate lines is carried out at least partially within the substrate.
Claim 8
Dependent Claim
23 words
The method of claim 1 , wherein the step of forming the plurality of second gate lines is carried out above the substrate.
Claim 9
Dependent Claim
80 words
The method of claim 1 , wherein the step of forming the plurality of pillars further comprises the steps of: growing an epitaxial layer on the substrate; etching the epitaxial layer and a portion of the substrate to form a plurality of first troughs therein for carrying the first gate lines; and etching the epitaxial layer to form therein a plurality of second troughs, orthogonal to the plurality of first troughs, the second troughs for carrying the second gate lines.
Claim 10
Dependent Claim
71 words
The method of claim 8 , wherein the step of forming more than two floating gates per pillar comprises the steps of: depositing polysilicon in the first troughs; and etching the deposited polysilicon in a median portion of the first troughs to form the plurality of floating gates on either side of the first troughs, each floating gate adjacent to one of the pillars but separated therefrom by the gate dielectric.
Claim 11
Dependent Claim
69 words
The method of claim 9 , wherein the steps of forming the plurality of first gate lines comprises the steps of: etching into the substrate in a median portion of the first troughs; and depositing conductive polysilicon in and above the substrate in the etched median portion of the second troughs to form the first gate lines in the substrate and the plurality of control gates above the substrate.
Claim 12
Dependent Claim
57 words
The method of claim 9 , wherein the step of forming the at least two floating gates further comprises the steps of: depositing conductive polysilicon in the second troughs; and etching the deposited polysilicon in a median portion of the second troughs to form the at least two floating gates on either side of the second troughs.
Claim 13
Dependent Claim
33 words
The method of claim 11 , wherein the step of forming the plurality of second gate lines comprises the step of depositing conductive polysilicon in the etched median portion of the second troughs.
Claim 14
Dependent Claim
29 words
The method of claim 1 , wherein the step of forming the plurality of second source/drain regions comprises the step of ion-implanting a dopant of the second conductivity type.
Claim 15
Dependent Claim
40 words
The method of claim 1 , wherein the step of forming the gate dielectric comprises the step of growing on the side surface of each pillar a layer of silicon dioxide of thickness approximately between 5 nanometers and 10 nanometers.
Claim 16
Dependent Claim
76 words
The method of claim 1 , wherein the step of forming the plurality of data lines comprises the steps of: depositing an insulator over the pillars, the floating and control gates, and first and second gate lines; forming contact holes in the insulator to contact the second/source drain regions of each pillar; depositing a conductive layer on the insulator and in the contact holes; and etching the conductive layer to form the plurality of data lines.
References Cited (Backward Citations)
US4051354A
Cited
US4604162A
Cited
US5017504A
Cited
US5427972A
Cited
US5072269A
Cited
US5057896A
Cited
US4958318A
Cited
US4920065A
Cited
US5021355A
Cited
US5028977A
Cited
US5316962A
Cited
US5006909A
Cited
US5216266A
Cited
US5177576A
Cited
US4987089A
Cited
US5223081A
Cited
US5110752A
Cited
US5202278A
Cited
US5156987A
Cited
US5320880A
Cited
US5266514A
Cited
US5616934A
Cited
US5519236A
Cited
US5392245A
Cited
US5644540A
Cited
US5445986A
Cited
US5483094A
Cited
US5574299A
Cited
US5460988A
Cited
US5414287A
Cited
US5495441A
Cited
US5432739A
Cited
US5563083A
Cited
US5705415A
Cited
US5508542A
Cited
US5646900A
Cited
US5640342A
Cited
US5691230A
Cited
US5936274A
Cited
US5973356A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-05-28 | 2004-11-27 | 2005-05-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-05-28 | 2008-11-27 | 2009-05-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-05-28 | 2012-11-27 | 2013-05-29 | $7700.00 | Window Closed / Lapsed |