US5909618A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making memory cell with vertical transistor and buried word and body lines
Assignee: Micron Technology Inc
•
Filing: 1997-07-08
•
Granted: 1999-06-01
•
Expires: 2017-07-08
Abstract
Abstract An integrated circuit and fabrication method includes a vertical transistor for a memory cell in a dynamic random access memory (DRAM) or other integrated circuit. Vertically oriented access transistors are formed on semiconductor pillars on buried bit lines. Buried gates and body contacts are provided for each access transistor on opposing sides of the pillars. Buried word lines extend in first alternating trenches orthogonal to the bit lines. The buried word lines interconnect ones of the gates. Buried body lines extend in second alternating trenches orthogonal to the bit lines. The buried body lines interconnect body regions of adjacent access transistors. Unitary and split-conductor gate and body lines are provided for shared or independent signals to access transistors on either side of the trenches. In one embodiment, the memory cell has a surface area that is approximately 4 F 2 , where F is a minimum feature size. Bulk-semiconductor and semiconductor-on-insulator (SOI) embodiments are provided.
Inventors
- 👤 Leonard Forbes
- 👤 Wendell P. Noble
- 👤 Kie Y. Ahn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 02:18
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/39; H10B12/395; H10B12/01; H10B12/02; H10B12/03; H10B12/038; H10B12/0383
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
160 words
A method of fabricating an integrated circuit, the method comprising the steps of: providing a substrate; forming a plurality of bit lines on the substrate; forming a plurality of access transistors on each of the bit lines, each access transistor including a first source/drain region shared by at least a portion of the bit line, a body region and second source/drain region formed vertically thereupon; forming a plurality of isolation trenches in the substrate and orthogonal to the bit lines, each trench located between access transistors on the orthogonal bit lines; forming in a first one of the trenches a word line that controls conduction between first and second source/drain regions of access transistors that are adjacent to a first side of the first trench; and forming in a second one of the trenches, adjacent to the first trench, a body line that interconnects body regions of access transistors that are adjacent to a first side of the second trench.
Claim 2
Independent Claim
160 words
A method of fabricating an integrated circuit, the method comprising the steps of: providing a substrate; forming a plurality of bit lines on the substrate; forming a plurality of access transistors on each of the bit lines, each access transistor including a first source/drain region shared by at least a portion of the bit line, a body region and second source/drain region formed vertically thereupon; forming a plurality of isolation trenches in the substrate and orthogonal to the bit lines, each trench located between access transistors on the orthogonal bit lines; forming in a first one of the trenches a word line that controls conduction between first and second source/drain regions of access transistors that are adjacent to a first side of the first trench; and forming in a second one of the trenches, adjacent to the first trench, a body line that interconnects body regions of access transistors that are adjacent to a first side of the second trench.
Claim 3
Dependent Claim
32 words
The method of claim 1, wherein the word line also controls conduction between first and second source/drain regions of access transistors that are adjacent to a second side of the first trench.
Claim 4
Dependent Claim
27 words
The method of claim 1, wherein the body line also interconnects body regions of access transistors that are adjacent to a second side of the first trench.
Claim 5
Dependent Claim
41 words
The method of claim 1, further comprising the step of forming, in the first trench, another word line, which controls conduction between first and second source/drain regions of access transistors that are adjacent to a second side of the first trench.
Claim 6
Dependent Claim
36 words
The method of claim 1, further comprising the step of forming, in the second trench, another body line, which interconnects body regions of access transistors that are adjacent to a second side of the second trench.
Claim 7
Independent Claim
199 words
A method of fabricating an integrated circuit, the method comprising: forming a first conductivity type first source/drain region layer on a substrate; forming a second conductivity type body region layer on the first source/drain layer; forming a first conductivity type second source/drain region layer on the body region layer; forming a plurality of substantially parallel column isolation trenches extending through the second source/drain region layer, the body region layer, and the first source/drain region layer, thereby forming column bars between the column isolation trenches; providing an isolation material in the column isolation trenches; forming a plurality of substantially parallel row isolation trenches, orthogonal to the column isolation trenches, extending through the second source/drain region layer, the body region layer, and at least partially into the first source/drain region layer in the column bars, the row isolation trenches also extending at least partially into the isolation material in the column isolation trenches, thereby forming row bars between the row isolation trenches; forming an insulating layer at the base of the row isolation trenches; forming conductive word lines in first alternating ones of the row isolation trenches; and forming conductive body lines in second alternating ones of the row isolation trenches.
Claim 8
Independent Claim
199 words
A method of fabricating an integrated circuit, the method comprising: forming a first conductivity type first source/drain region layer on a substrate; forming a second conductivity type body region layer on the first source/drain layer; forming a first conductivity type second source/drain region layer on the body region layer; forming a plurality of substantially parallel column isolation trenches extending through the second source/drain region layer, the body region layer, and the first source/drain region layer, thereby forming column bars between the column isolation trenches; providing an isolation material in the column isolation trenches; forming a plurality of substantially parallel row isolation trenches, orthogonal to the column isolation trenches, extending through the second source/drain region layer, the body region layer, and at least partially into the first source/drain region layer in the column bars, the row isolation trenches also extending at least partially into the isolation material in the column isolation trenches, thereby forming row bars between the row isolation trenches; forming an insulating layer at the base of the row isolation trenches; forming conductive word lines in first alternating ones of the row isolation trenches; and forming conductive body lines in second alternating ones of the row isolation trenches.
Claim 9
Dependent Claim
18 words
The method of claim 6, further comprising the step of forming an insulating layer underlying the column bars.
Claim 10
Dependent Claim
29 words
The method of claim 6, further comprising etching median portions of the word lines to provide separate word lines on each side of ones of the row isolation trenches.
Claim 11
Dependent Claim
29 words
The method of claim 6, further comprising etching median portions of the body lines to provide separate body lines on each side of ones of the row isolation trenches.
References Cited (Backward Citations)
US4051354A
Cited
US4604162A
Cited
US5208657A
Cited
US4766569A
Cited
US4761768A
Cited
US4673962A
Cited
US5102817A
Cited
US4663831A
Cited
US5017504A
Cited
US5427972A
Cited
US5001526A
Cited
US5072269A
Cited
US5057896A
Cited
US4958318A
Cited
US5327380B1
Cited
US4920065A
Cited
US5327380A
Cited
US5021355A
Cited
US5028977A
Cited
US5316962A
Cited
US5006909A
Cited
US5410169A
Cited
US5216266A
Cited
US5177576A
Cited
US4987089A
Cited
US5223081A
Cited
US5110752A
Cited
US5202278A
Cited
US5504357A
Cited
US5376575A
Cited
US5177028A
Cited
US5156987A
Cited
US5528062A
Cited
US5466625A
Cited
US5320880A
Cited
US5266514A
Cited
US5422499A
Cited
US5391911A
Cited
US5438009A
Cited
US5616934A
Cited
US5519236A
Cited
US5392245A
Cited
US5644540A
Cited
US5445986A
Cited
US5460316A
Cited
US5483094A
Cited
US5393704A
Cited
US5396093A
Cited
US5492853A
Cited
US5574299A
Cited
US5460988A
Cited
US5414287A
Cited
US5495441A
Cited
US5483487A
Cited
US5440158A
Cited
US5593912A
Cited
US5508542A
Cited
US5646900A
Cited
US5497017A
Cited
US5508219A
Cited
US5640342A
Cited
US5691230A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-05-31 | 2002-11-30 | 2003-06-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-05-31 | 2006-11-30 | 2007-06-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-05-31 | 2010-11-30 | 2011-06-01 | $7700.00 | Window Closed / Lapsed |