US6143636A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High density flash memory
Assignee: Micron Technology Inc
•
Filing: 1998-08-20
•
Granted: 2000-11-07
•
Expires: 2018-08-20
Abstract
Abstract A high density flash EEPROM provides increased nonvolatile storage capacity. A memory cell array includes densely packed memory cells, each cell having a semiconductor pillar providing shared source/drain regions for two vertical floating gate transistors that have individual floating and control gates distributed on opposing sides of the pillar. The control gates are formed together with interconnecting gate lines. First source/drain terminals are row addressable by interconnection lines disposed substantially orthogonal to the gate lines. Second source/drain terminals are column addressable by data lines disposed substantially parallel to the gate lines. Both bulk semiconductor and silicon-on-insulator embodiments are provided. If a floating gate transistor is used to store a single bit of data, an area of only 2F 2 is needed per bit of data, where F is the minimum lithographic feature size. If multiple charge states (more than two) are used, an area of less than 2F 2 is needed per bit of data.
Inventors
- 👤 Leonard Forbes
- 👤 Wendell P. Noble
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:15
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/56; G11C11/5621; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0416; H; H10; H10B; H10B41/00; H10B41/20; H10B41/23; H10B41/27; H10B69/00; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/683; H10D30/684; H10D30/685; H10D30/687
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
230 words
A method of forming a memory array, the method comprising the steps of: forming a plurality of first conductivity type semiconductor pillars upon a substrate, each pillar having top and side surfaces; forming a plurality of first source/drain regions, of a second conductivity type, each of the first source/drain regions formed proximally to an interface between a pillar and the substrate; forming a plurality of second source/drain regions, of a second conductivity type, each of the second source/drain regions formed within one of the pillars and distal to the substrate and separate from the first/source drain/region; forming a gate dielectric on at least a portion of the side surface of the pillars; forming a plurality of floating gates, each of the floating gates formed substantially adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric; forming a plurality of control gates, each of the control gates formed substantially adjacent to one of the floating gates and insulated therefrom; forming a intergate dielectric, interposed between ones of the floating gates and one of the control gates; forming a plurality of gate lines that interconnect one of the control gates; forming at least one first source/drain interconnection line interconnecting one of the first source/drain regions; and forming a plurality of data lines, each data line interconnecting one of the second source drain/regions.
Claim 2
Independent Claim
230 words
A method of forming a memory array, the method comprising the steps of: forming a plurality of first conductivity type semiconductor pillars upon a substrate, each pillar having top and side surfaces; forming a plurality of first source/drain regions, of a second conductivity type, each of the first source/drain regions formed proximally to an interface between a pillar and the substrate; forming a plurality of second source/drain regions, of a second conductivity type, each of the second source/drain regions formed within one of the pillars and distal to the substrate and separate from the first/source drain/region; forming a gate dielectric on at least a portion of the side surface of the pillars; forming a plurality of floating gates, each of the floating gates formed substantially adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric; forming a plurality of control gates, each of the control gates formed substantially adjacent to one of the floating gates and insulated therefrom; forming a intergate dielectric, interposed between ones of the floating gates and one of the control gates; forming a plurality of gate lines that interconnect one of the control gates; forming at least one first source/drain interconnection line interconnecting one of the first source/drain regions; and forming a plurality of data lines, each data line interconnecting one of the second source drain/regions.
Claim 3
Dependent Claim
25 words
The method of claim 1, further comprising the step of forming an insulating layer between the semiconductor pillars and a semiconductor portion of the substrate.
Claim 4
Dependent Claim
27 words
The method of claim 1, wherein the step of forming the at least one first source/drain interconnection line is carried out at least partially within the substrate.
Claim 5
Dependent Claim
24 words
The method of claim 1, wherein the step of forming the plurality of gate lines includes forming a plurality of substantially parallel gate lines.
Claim 6
Dependent Claim
77 words
The method of claim 1, wherein the step of forming the plurality of pillars further comprises the steps of: growing an epitaxial layer on the substrate; etching the epitaxial layer and a portion of the substrate to form a plurality of first troughs therein for carrying an insulator; and etching the epitaxial layer to form therein a plurality of second troughs, substantially orthogonal to the plurality of first troughs, the second troughs for carrying the gate lines.
Claim 7
Dependent Claim
68 words
The method of claim 5, wherein the step of forming the plurality of floating gates comprises the steps of: depositing polysilicon in the second troughs; and etching the deposited polysilicon in a median portion of the second troughs to form one of the floating gates on either side of the second troughs, each floating gate adjacent to one of the pillars but separated therefrom by the gate dielectric.
Claim 8
Dependent Claim
60 words
The method of claim 6, wherein the steps of forming the plurality of gate lines comprises the steps of: etching into the substrate in a median portion of the second troughs; and depositing conductive polysilicon in and above the substrate in the etched median portion of the second troughs to form the gate lines and one of the control gates.
Claim 9
Dependent Claim
28 words
The method of claim 1, wherein the step of forming the plurality of second source/drain regions comprises the step of ion-implanting a dopant of the second conductivity type.
Claim 10
Dependent Claim
39 words
The method of claim 1, wherein the step of forming the gate dielectric comprises the step of growing on the side surface of each pillar a layer of silicon dioxide of thickness approximately between 5 nanometers and 10 nanometers.
Claim 11
Dependent Claim
72 words
The method of claim 1, wherein the step of forming the plurality of data lines comprises the steps of: depositing an insulator over the pillars, the floating and control gates, and first and second gate lines; forming contact holes in the insulator to contact the second/source drain regions of each pillar; depositing a conductive layer on the insulator and in the contact holes; and etching the conductive layer to form data lines.
Claim 12
Independent Claim
201 words
A method of forming a memory array on a substrate, the method comprising the steps of: forming a first source/drain layer at a surface of the substrate; forming a semiconductor epitaxial layer on the first source/drain layer; forming a second source/drain layer at a surface of the epitaxial layer; etching, in a direction, a plurality of substantially parallel first troughs in the epitaxial layer; forming an insulator in the first troughs; etching, in a second direction that is substantially orthogonal to the first direction, a plurality of substantially parallel second troughs in the epitaxial layer; forming a gate dielectric layer substantially adjacent to sidewall regions of the second troughs; forming a conductive layer in the second troughs; removing a portion of the conductive layer in the second troughs such that floating gate regions are formed along the sidewall regions therein and separated from the sidewall regions by the gate dielectric layer; forming an intergate dielectric layer on exposed portions of the floating gate regions in the second troughs; and forming control gate regions and gate lines between opposing floating gate regions in the second troughs and separated from the floating gate regions in the second troughs by the intergate dielectric layer.
Claim 13
Independent Claim
201 words
A method of forming a memory array on a substrate, the method comprising the steps of: forming a first source/drain layer at a surface of the substrate; forming a semiconductor epitaxial layer on the first source/drain layer; forming a second source/drain layer at a surface of the epitaxial layer; etching, in a direction, a plurality of substantially parallel first troughs in the epitaxial layer; forming an insulator in the first troughs; etching, in a second direction that is substantially orthogonal to the first direction, a plurality of substantially parallel second troughs in the epitaxial layer; forming a gate dielectric layer substantially adjacent to sidewall regions of the second troughs; forming a conductive layer in the second troughs; removing a portion of the conductive layer in the second troughs such that floating gate regions are formed along the sidewall regions therein and separated from the sidewall regions by the gate dielectric layer; forming an intergate dielectric layer on exposed portions of the floating gate regions in the second troughs; and forming control gate regions and gate lines between opposing floating gate regions in the second troughs and separated from the floating gate regions in the second troughs by the intergate dielectric layer.
Claim 14
Dependent Claim
12 words
The method of claim 11, wherein the substrate is a bulk semiconductor.
Claim 15
Dependent Claim
12 words
The method of claim 11, wherein the substrate includes a semiconductor-on-insulator portion.
Claim 16
Dependent Claim
18 words
The method of claim 11, further comprising forming an insulating layer undercutting semiconductor regions between the first troughs.
References Cited (Backward Citations)
US4051354A
Cited
US4604162A
Cited
US5208657A
Cited
US4761768A
Cited
US4766569A
Cited
US5102817A
Cited
US4673962A
Cited
US4663831A
Cited
US5017504A
Cited
US5427972A
Cited
US5001526A
Cited
US5072269A
Cited
US5057896A
Cited
US4958318A
Cited
US5327380A
Cited
US5327380B1
Cited
US4920065A
Cited
US5021355A
Cited
US5028977A
Cited
US5316962A
Cited
US5006909A
Cited
US5410169A
Cited
US5216266A
Cited
US5177576A
Cited
US4987089A
Cited
US5223081A
Cited
US5110752A
Cited
US5202278A
Cited
US5504357A
Cited
US5376575A
Cited
US5177028A
Cited
US5156987A
Cited
US5528062A
Cited
US5466625A
Cited
US5320880A
Cited
US5266514A
Cited
US5422499A
Cited
US5391911A
Cited
US5438009A
Cited
US5616934A
Cited
US5519236A
Cited
US5644540A
Cited
US5392245A
Cited
US5445986A
Cited
US5460316A
Cited
US5483094A
Cited
US5393704A
Cited
US5396093A
Cited
US5492853A
Cited
US5574299A
Cited
US5460988A
Cited
US5414287A
Cited
US5495441A
Cited
US5563083A
Cited
US5432739A
Cited
US5483487A
Cited
US5440158A
Cited
US5705415A
Cited
US5593912A
Cited
US5508542A
Cited
US5646900A
Cited
US5497017A
Cited
US5508219A
Cited
US5640342A
Cited
US5691230A
Cited
US5936274A
Cited
US5973356A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-11-07 | 2004-05-08 | 2004-11-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-11-07 | 2008-05-08 | 2008-11-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-11-07 | 2012-05-08 | 2012-11-07 | $7700.00 | Window Closed / Lapsed |