Patent US3945402A successfully refreshed from Google Patents.
US6597203B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS gate array with vertical transistors
Assignee: Micron Technology Inc
•
Filing: 2001-03-14
•
Granted: 2003-07-22
•
Expires: 2021-03-14
Abstract
Abstract Structures and methods for CMOS gate arrays with vertical transistors are provided. The CMOS gate arrays with vertical transistors comprise a logic circuit. The logic circuit includes a dynamic pull-down circuit having a number of logic inputs, a clock input, and an output. The number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors. The clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output. The logic circuit further includes a static pull-up circuit having a number of logic inputs, a clock bar input, and an output. The number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors. The clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output. And, the dynamic pull down circuit is cascaded with the static pull up circuit such that one of the number of inputs for the pull up circuit is coupled to the output of the pull down circuit.
Inventors
- 👤 Leonard Forbes
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 17:34
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/903; H10D84/907; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/096; H03K19/0963
Claims Analysis
Total Claims: 75
Claim 1
Independent Claim
125 words
A logic circuit, comprising: a dynamic pull-down circuit, the pull-down circuit including a number of logic inputs coupled to a number of gates for free standing vertical n-channel transistors, and a clock input coupled to a gate of a free standing vertical p-channel transistor for precharging an output of the pull down circuit; a static pull-up circuit, the pull-up circuit including a number of logic inputs coupled to a number of gates for free standing vertical n-channel transistors, and a clock bar input coupled to a gate of a free standing vertical n-channel transistor for precharging an output of the pull up circuit, wherein one of the number of inputs for the pull up circuit is coupled to the output of the pull down circuit.
Claim 2
Dependent Claim
125 words
A logic circuit, comprising: a dynamic pull-down circuit, the pull-down circuit including a number of logic inputs coupled to a number of gates for free standing vertical n-channel transistors, and a clock input coupled to a gate of a free standing vertical p-channel transistor for precharging an output of the pull down circuit; a static pull-up circuit, the pull-up circuit including a number of logic inputs coupled to a number of gates for free standing vertical n-channel transistors, and a clock bar input coupled to a gate of a free standing vertical n-channel transistor for precharging an output of the pull up circuit, wherein one of the number of inputs for the pull up circuit is coupled to the output of the pull down circuit.
Claim 3
Dependent Claim
51 words
The logic circuit of claim 1 , wherein the clock input coupled to the gate of the free standing vertical p-channel transistor is configured for precharging the output of the pull down circuit high prior to the arrival of a number of logic input signals at the number of logic inputs.
Claim 4
Dependent Claim
52 words
The logic circuit of claim 1 , wherein the clock bar input coupled to the gate of the free standing vertical n-channel transistor is configured for precharging the output of the pull up circuit low prior to the arrival of a number of logic input signals at the number of logic inputs.
Claim 5
Dependent Claim
38 words
The logic circuit of claim 1 , wherein the free standing vertical p-channel transistor of the pull down circuit, having a gate coupled to the clock input, has a channel coupled between a power supply and the output.
Claim 6
Dependent Claim
40 words
The logic circuit of claim 1 , wherein the free standing vertical n-channel transistor of the pull up circuit, having a gate coupled to the clock bar input, has a channel coupled between a low voltage supply and the output.
Claim 7
Dependent Claim
138 words
A logic circuit, comprising: a dynamic logic circuit having a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output; a static logic circuit, having a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit.
Claim 8
Dependent Claim
138 words
A logic circuit, comprising: a dynamic logic circuit having a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output; a static logic circuit, having a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit.
Claim 9
Dependent Claim
27 words
The logic circuit of claim 6 , wherein the output of the static logic circuit is coupled to a logic input for a subsequent dynamic logic circuit.
Claim 10
Dependent Claim
38 words
The logic circuit of claim 6 , wherein the free standing vertical p-channel transistor in the dynamic logic circuit is coupled between a power supply and the output for precharging the output of the dynamic logic circuit high.
Claim 11
Dependent Claim
46 words
The logic circuit of claim 8 , wherein the free standing vertical p-channel transistor in the dynamic logic circuit is configured for precharging the output prior to an arrival of a number of input signals on the number of logic inputs of the dynamic logic circuit.
Claim 12
Dependent Claim
48 words
The logic circuit of claim 6 , wherein the free standing vertical n-channel transistor in the static logic circuit, having a gate coupled to the clock bar input, is coupled between a low voltage supply and the output for precharging the output of the static logic circuit low.
Claim 13
Dependent Claim
55 words
The logic circuit of claim 10 , wherein the free standing vertical n-channel transistor in the static logic circuit, having a gate coupled to the clock bar input, is configured for precharging the output prior to an arrival of a number of input signals on the number of logic inputs of the static logic circuit.
Claim 14
Dependent Claim
143 words
A monotonic dynamic-static pseudo-NMOS logic circuit, comprising: a dynamic logic circuit having a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output high; a static logic circuit, having a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output low, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit.
Claim 15
Dependent Claim
143 words
A monotonic dynamic-static pseudo-NMOS logic circuit, comprising: a dynamic logic circuit having a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output high; a static logic circuit, having a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output low, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit.
Claim 16
Dependent Claim
30 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 12 , wherein the output of the static logic circuit is coupled to a logic input for a subsequent dynamic logic circuit.
Claim 17
Dependent Claim
44 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 12 , wherein the free standing vertical p-channel transistor in the dynamic logic circuit is coupled between a power supply and the output for precharging the output of the dynamic logic circuit during a precharge stage.
Claim 18
Dependent Claim
49 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 14 , wherein the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors are configured for receiving a number of input signals during an evaluation stage when the clock input receives a high signal.
Claim 19
Dependent Claim
54 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 12 , wherein the free standing vertical n-channel transistor in the static logic circuit, having a gate coupled to the clock bar input, is coupled between a low voltage supply and the output for precharging the output of the static logic circuit during a precharge stage.
Claim 20
Dependent Claim
55 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 16 , wherein the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the static logic circuit are configured for receiving a number of input signals during an evaluation stage when the clock bar input receives a low signal.
Claim 21
Dependent Claim
176 words
A monotonic dynamic-static pseudo-NMOS logic circuit, comprising: a dynamic logic circuit having a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output for precharging the output of the dynamic logic circuit during a precharge stage; a static logic circuit, having a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output for precharging the output of the static logic circuit during a precharge stage; and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit.
Claim 22
Dependent Claim
176 words
A monotonic dynamic-static pseudo-NMOS logic circuit, comprising: a dynamic logic circuit having a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output for precharging the output of the dynamic logic circuit during a precharge stage; a static logic circuit, having a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output for precharging the output of the static logic circuit during a precharge stage; and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit.
Claim 23
Dependent Claim
30 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 18 , wherein the output of the static logic circuit is coupled to a logic input for a subsequent dynamic logic circuit.
Claim 24
Dependent Claim
54 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 18 , wherein the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the dynamic logic circuit are configured for receiving a number of input signals during an evaluation stage when the clock input receives a high signal.
Claim 25
Dependent Claim
55 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 18 , wherein the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the static logic circuit are configured for receiving a number of input signals during an evaluation stage when the clock bar input receives a low signal.
Claim 26
Dependent Claim
235 words
A monotonic dynamic-static pseudo-NMOS logic circuit, comprising: a dynamic logic circuit having a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor wherein the free standing vertical p-channel transistor in the dynamic logic circuit is coupled between a power supply and the output for precharging the output of the dynamic logic circuit high during a precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the dynamic logic circuit; a static logic circuit, having a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor which is coupled between a low voltage supply and the output for precharging the output of the static logic circuit low during a precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the static logic circuit, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit.
Claim 27
Dependent Claim
235 words
A monotonic dynamic-static pseudo-NMOS logic circuit, comprising: a dynamic logic circuit having a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor wherein the free standing vertical p-channel transistor in the dynamic logic circuit is coupled between a power supply and the output for precharging the output of the dynamic logic circuit high during a precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the dynamic logic circuit; a static logic circuit, having a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor which is coupled between a low voltage supply and the output for precharging the output of the static logic circuit low during a precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the static logic circuit, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit.
Claim 28
Dependent Claim
30 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 22 , wherein the output of the static logic circuit is coupled to a logic input for a subsequent dynamic logic circuit.
Claim 29
Dependent Claim
54 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 22 , wherein the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the dynamic logic circuit are configured for receiving a number of input signals during an evaluation stage when the clock input receives a high signal.
Claim 30
Dependent Claim
55 words
The monotonic dynamic-static pseudo-NMOS logic circuit of claim 22 , wherein the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the static logic circuit are configured for receiving a number of input signals during an evaluation stage when the clock bar input receives a low signal.
Claim 31
Dependent Claim
206 words
A CMOS gate array, comprising: a dynamic logic circuit having a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output; a static logic circuit, having a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit; and wherein each of the free standing vertical transistors includes: a vertically stacked body region and first and second source/drain regions formed within a pillar of semiconductor material extending outwardly from a working surface of a substrate, the pillar having an upper surface and a number of sides; and a gate associated with a side of the pillar and located below the upper surface of the pillar.
Claim 32
Dependent Claim
206 words
A CMOS gate array, comprising: a dynamic logic circuit having a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output; a static logic circuit, having a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit; and wherein each of the free standing vertical transistors includes: a vertically stacked body region and first and second source/drain regions formed within a pillar of semiconductor material extending outwardly from a working surface of a substrate, the pillar having an upper surface and a number of sides; and a gate associated with a side of the pillar and located below the upper surface of the pillar.
Claim 33
Dependent Claim
21 words
The CMOS gate array of claim 26 , wherein the gates for the free standing vertical transistors include vertically oriented gates.
Claim 34
Dependent Claim
21 words
The CMOS gate array of claim 26 , wherein the gates for the free standing vertical transistors include horizontally oriented gates.
Claim 35
Dependent Claim
196 words
A CMOS gate array, comprising: a number of dynamic logic circuits, each dynamic logic circuit including a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output; a number of static logic circuits, each static logic circuit including a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output; and wherein number of dynamic logic circuits and the number of static logic circuits are cascaded such that the output of one dynamic logic circuit is coupled to one of the number of logic inputs for a subsequent static logic circuit, and the output of one of the static logic circuits is coupled to the one of the number of logic inputs for a subsequent dynamic logic circuit.
Claim 36
Dependent Claim
196 words
A CMOS gate array, comprising: a number of dynamic logic circuits, each dynamic logic circuit including a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output; a number of static logic circuits, each static logic circuit including a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output; and wherein number of dynamic logic circuits and the number of static logic circuits are cascaded such that the output of one dynamic logic circuit is coupled to one of the number of logic inputs for a subsequent static logic circuit, and the output of one of the static logic circuits is coupled to the one of the number of logic inputs for a subsequent dynamic logic circuit.
Claim 37
Dependent Claim
39 words
The CMOS gate array of claim 29 , wherein the free standing vertical p-channel transistor in each dynamic logic circuit is coupled between a power supply and the output for precharging the output of the dynamic logic circuit high.
Claim 38
Dependent Claim
47 words
The CMOS gate array of claim 30 , wherein the free standing vertical p-channel transistor in the dynamic logic circuit is configured for precharging the output prior to an arrival of a number of input signals on the number of logic inputs of the dynamic logic circuit.
Claim 39
Dependent Claim
49 words
The CMOS gate array of claim 29 , wherein the free standing vertical n-channel transistor in each static logic circuit, having a gate coupled to the clock bar input, is coupled between a low voltage supply and the output for precharging the output of the static logic circuit low.
Claim 40
Dependent Claim
56 words
The CMOS gate array of claim 32 , wherein the free standing vertical n-channel transistor in the static logic circuit, having a gate coupled to the clock bar input, is configured for precharging the output prior to an arrival of a number of input signals on the number of logic inputs of the static logic circuit.
Claim 41
Dependent Claim
198 words
A CMOS gate array, comprising: a number of dynamic logic circuits, each dynamic logic circuit including a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output high; a number of static logic circuits, each static logic circuit including a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output low; and wherein number of dynamic logic circuits and the number of static logic circuits are cascaded such that the output of one dynamic logic circuit is coupled to one of the number of logic inputs for a subsequent static logic circuit, and the output of one of the static logic circuits is coupled to the one of the number of logic inputs for a subsequent dynamic logic circuit.
Claim 42
Dependent Claim
198 words
A CMOS gate array, comprising: a number of dynamic logic circuits, each dynamic logic circuit including a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor for precharging the output high; a number of static logic circuits, each static logic circuit including a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor for precharging the output low; and wherein number of dynamic logic circuits and the number of static logic circuits are cascaded such that the output of one dynamic logic circuit is coupled to one of the number of logic inputs for a subsequent static logic circuit, and the output of one of the static logic circuits is coupled to the one of the number of logic inputs for a subsequent dynamic logic circuit.
Claim 43
Dependent Claim
42 words
The CMOS gate array of claim 34 , wherein the free standing vertical p-channel transistor in each dynamic logic circuit is coupled between a power supply and the output for precharging the output of the dynamic logic circuit during a precharge stage.
Claim 44
Dependent Claim
47 words
The CMOS gate array of claim 35 , wherein the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors are configured for receiving a number of input signals during an evaluation stage when the clock input receives a high signal.
Claim 45
Dependent Claim
52 words
The CMOS gate array of claim 34 , wherein the free standing vertical n-channel transistor in each static logic circuit, having a gate coupled to the clock bar input, is coupled between a low voltage supply and the output for precharging the output of the static logic circuit during a precharge stage.
Claim 46
Dependent Claim
53 words
The CMOS gate array of claim 37 , wherein the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the static logic circuit are configured for receiving a number of input signals during an evaluation stage when the clock bar input receives a low signal.
Claim 47
Dependent Claim
336 words
A CMOS gate array, comprising: a number of dynamic logic circuits, each dynamic logic circuit including a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output for precharging the output high during a precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the dynamic logic circuit; a number of static logic circuits, each static logic circuit including a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output of the static logic circuit for precharging the output low during a precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the static logic circuit; wherein number of dynamic logic circuits and the number of static logic circuits are cascaded such that the output of one dynamic logic circuit is coupled to one of the number of logic inputs for a subsequent static logic circuit, and the output of one of the static logic circuits is coupled to the one of the number of logic inputs for a subsequent dynamic logic circuit; and wherein each of the free standing vertical transistors includes: a vertically stacked body region and first and second source/drain regions formed within a pillar of semiconductor material extending outwardly from a working surface of a substrate, the pillar having an upper surface and a number of sides; and a gate associated with a side of the pillar and located below the upper surface of the pillar.
Claim 48
Dependent Claim
336 words
A CMOS gate array, comprising: a number of dynamic logic circuits, each dynamic logic circuit including a number of logic inputs, a clock input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, and the clock input is coupled to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output for precharging the output high during a precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the dynamic logic circuit; a number of static logic circuits, each static logic circuit including a number of logic inputs, a clock bar input, and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, the clock bar input is coupled to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output of the static logic circuit for precharging the output low during a precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the static logic circuit; wherein number of dynamic logic circuits and the number of static logic circuits are cascaded such that the output of one dynamic logic circuit is coupled to one of the number of logic inputs for a subsequent static logic circuit, and the output of one of the static logic circuits is coupled to the one of the number of logic inputs for a subsequent dynamic logic circuit; and wherein each of the free standing vertical transistors includes: a vertically stacked body region and first and second source/drain regions formed within a pillar of semiconductor material extending outwardly from a working surface of a substrate, the pillar having an upper surface and a number of sides; and a gate associated with a side of the pillar and located below the upper surface of the pillar.
Claim 49
Dependent Claim
21 words
The CMOS gate array of claim 39 , wherein the gates for the free standing vertical transistors include vertically oriented gates.
Claim 50
Dependent Claim
21 words
The CMOS gate array of claim 39 , wherein the gates for the free standing vertical transistors include horizontally oriented gates.
Claim 51
Dependent Claim
52 words
The CMOS gate array of claim 39 , wherein the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the dynamic logic circuit are configured for receiving a number of input signals during an evaluation stage when the clock input receives a high signal.
Claim 52
Dependent Claim
53 words
The CMOS gate array of claim 39 , wherein the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the static logic circuit are configured for receiving a number of input signals during an evaluation stage when the clock bar input receives a low signal.
Claim 53
Dependent Claim
78 words
The CMOS gate array of claim 39 , wherein cascading a number of dynamic logic circuits and a number of static logic circuits, each circuit having a number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors includes providing a number of logic inputs in the static logic circuit which are configured to receive a number of input signals during an evaluation stage when the clock bar input receives a low signal.
Claim 54
Independent Claim
183 words
A method for performing logic functions, comprising: coupling a dynamic logic circuit to a static logic circuit, each having a number of logic inputs and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, wherein the dynamic logic circuit further includes a clock input and the static logic circuit includes a clock bar input, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit; precharging the output of the dynamic logic circuit during a precharge stage by providing a low clock signal to the clock input, the clock input being coupled to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output; and precharging the output of the static logic circuit during the precharge stage by providing a high clock signal to the clock bar input, the clock bar input being coupled to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output.
Claim 55
Independent Claim
183 words
A method for performing logic functions, comprising: coupling a dynamic logic circuit to a static logic circuit, each having a number of logic inputs and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, wherein the dynamic logic circuit further includes a clock input and the static logic circuit includes a clock bar input, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit; precharging the output of the dynamic logic circuit during a precharge stage by providing a low clock signal to the clock input, the clock input being coupled to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output; and precharging the output of the static logic circuit during the precharge stage by providing a high clock signal to the clock bar input, the clock bar input being coupled to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output.
Claim 56
Dependent Claim
37 words
The method of claim 45 , wherein the method further includes providing an output signal from the output of the static logic circuit to one of a number of logic inputs for a subsequent dynamic logic circuit.
Claim 57
Dependent Claim
56 words
The method of claim 45 , wherein the method further includes receiving a number of input signals at the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the dynamic logic circuit during an evaluation stage, wherein the clock input receives a high signal during the evaluation stage.
Claim 58
Dependent Claim
57 words
The method of claim 45 , wherein the method further includes receiving a number of input signals at the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the static logic circuit during the evaluation stage, wherein the clock bar input receives a low signal during the evaluation stage.
Claim 59
Independent Claim
227 words
A method for operating a CMOS gate array, comprising: coupling a static logic circuit to a dynamic logic circuit, each having a number of logic inputs and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, wherein the static logic circuit further includes a clock bar input and the dynamic logic circuit includes a clock input, and wherein one of the number of inputs for the dynamic logic circuit is coupled to the output of the static logic circuit; precharging the output of the static logic circuit during a precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the static logic circuit by providing a high clock signal to the clock bar input, the clock bar input being coupled to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output; and precharging the output of the dynamic logic circuit during the precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the dynamic logic circuit by providing a low clock signal to the clock input, the clock input being coupled to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output.
Claim 60
Independent Claim
227 words
A method for operating a CMOS gate array, comprising: coupling a static logic circuit to a dynamic logic circuit, each having a number of logic inputs and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, wherein the static logic circuit further includes a clock bar input and the dynamic logic circuit includes a clock input, and wherein one of the number of inputs for the dynamic logic circuit is coupled to the output of the static logic circuit; precharging the output of the static logic circuit during a precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the static logic circuit by providing a high clock signal to the clock bar input, the clock bar input being coupled to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output; and precharging the output of the dynamic logic circuit during the precharge stage prior to an arrival of a number of input signals on the number of logic inputs of the dynamic logic circuit by providing a low clock signal to the clock input, the clock input being coupled to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output.
Claim 61
Dependent Claim
37 words
The method of claim 49 , wherein the method further includes providing an output signal from the output of the dynamic logic circuit to one of a number of logic inputs for a subsequent static logic circuit.
Claim 62
Dependent Claim
57 words
The method of claim 49 , wherein the method further includes receiving a number of input signals at the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the static logic circuit during an evaluation stage, wherein the clock bar input receives a low signal during the evaluation stage.
Claim 63
Dependent Claim
56 words
The method of claim 49 , wherein the method further includes receiving a number of input signals at the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the dynamic logic circuit during the evaluation stage, wherein the clock input receives a high signal during the evaluation stage.
Claim 64
Independent Claim
163 words
A method for forming a logic circuit, comprising: coupling a dynamic logic circuit to a static logic circuit, each having a number of logic inputs and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, wherein the dynamic logic circuit further includes a clock input and the static logic circuit includes a clock bar input, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit; coupling the clock input to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output of the dynamic logic circuit for precharging the output during a precharge stage; and coupling the clock bar input to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output of the static logic circuit for precharging the output during a precharge stage.
Claim 65
Independent Claim
163 words
A method for forming a logic circuit, comprising: coupling a dynamic logic circuit to a static logic circuit, each having a number of logic inputs and an output, wherein the number of logic inputs are coupled to a number of gates of free standing vertical n-channel transistors, wherein the dynamic logic circuit further includes a clock input and the static logic circuit includes a clock bar input, and wherein one of the number of inputs for the static logic circuit is coupled to the output of the dynamic logic circuit; coupling the clock input to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output of the dynamic logic circuit for precharging the output during a precharge stage; and coupling the clock bar input to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output of the static logic circuit for precharging the output during a precharge stage.
Claim 66
Dependent Claim
29 words
The method of claim 53 , wherein the method further includes coupling the output of the static logic circuit to a logic input for a subsequent dynamic logic circuit.
Claim 67
Dependent Claim
53 words
The method of claim 53 , wherein the method further includes configuring the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the dynamic logic circuit to receive a number of input signals during an evaluation stage when the clock input receives a high signal.
Claim 68
Dependent Claim
54 words
The method of claim 53 , wherein the method further includes configuring the number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors in the static logic circuit to receive a number of input signals during an evaluation stage when the clock bar input receives a low signal.
Claim 69
Independent Claim
331 words
A method of forming a CMOS gate array, comprising: cascading a number of dynamic logic circuits and a number of static logic circuits, each circuit having a number of logic inputs and an output, wherein the number of logic inputs in each circuit are coupled to a number of gates of free standing vertical n-channel transistors, wherein each dynamic logic circuit further includes a clock input and each static logic circuit includes a clock bar input; coupling the clock input in each dynamic logic circuit to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output of the dynamic logic circuit for precharging the output during a precharge stage prior to the arrival of a number of input signals to the number of logic inputs; coupling the clock bar input in each static logic circuit to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output of the static logic circuit for precharging the output during the precharge stage prior to the arrival of a number of input signals to the number of logic inputs; wherein cascading the number of dynamic logic circuits and the number of static logic circuits includes cascading the circuits such that the output of one dynamic logic circuit is coupled to one of the number of logic inputs for a subsequent static logic circuit, and the output of one of the static logic circuits is coupled to the one of the number of logic inputs for a subsequent dynamic logic circuit; and wherein forming each of the free standing vertical transistors includes: forming a vertically stacked body region and first and second source/drain regions formed within a pillar of semiconductor material extending outwardly from a working surface of a substrate, the pillar having an upper surface and a number of sides; and forming a gate associated with a side of the pillar and located below the upper surface of the pillar.
Claim 70
Independent Claim
331 words
A method of forming a CMOS gate array, comprising: cascading a number of dynamic logic circuits and a number of static logic circuits, each circuit having a number of logic inputs and an output, wherein the number of logic inputs in each circuit are coupled to a number of gates of free standing vertical n-channel transistors, wherein each dynamic logic circuit further includes a clock input and each static logic circuit includes a clock bar input; coupling the clock input in each dynamic logic circuit to a gate of a free standing vertical p-channel transistor coupled between a power supply and the output of the dynamic logic circuit for precharging the output during a precharge stage prior to the arrival of a number of input signals to the number of logic inputs; coupling the clock bar input in each static logic circuit to a gate of a free standing vertical n-channel transistor coupled between a low voltage supply and the output of the static logic circuit for precharging the output during the precharge stage prior to the arrival of a number of input signals to the number of logic inputs; wherein cascading the number of dynamic logic circuits and the number of static logic circuits includes cascading the circuits such that the output of one dynamic logic circuit is coupled to one of the number of logic inputs for a subsequent static logic circuit, and the output of one of the static logic circuits is coupled to the one of the number of logic inputs for a subsequent dynamic logic circuit; and wherein forming each of the free standing vertical transistors includes: forming a vertically stacked body region and first and second source/drain regions formed within a pillar of semiconductor material extending outwardly from a working surface of a substrate, the pillar having an upper surface and a number of sides; and forming a gate associated with a side of the pillar and located below the upper surface of the pillar.
Claim 71
Dependent Claim
21 words
The method of claim 57 , wherein forming the gates for the free standing vertical transistors includes forming vertically oriented gates.
Claim 72
Dependent Claim
21 words
The method of claim 57 , wherein forming the gates for the free standing vertical transistors includes forming horizontally oriented gates.
Claim 73
Dependent Claim
28 words
The method of claim 57 , wherein forming each of the free standing vertical transistors includes forming the free standing vertical transistors on a silicon on insulator substrate.
Claim 74
Dependent Claim
30 words
The method of claim 57 , wherein forming each of the free standing vertical transistors includes undercutting the pillars and oxidizing the substrate to isolate the pillars from the substrate.
Claim 75
Dependent Claim
75 words
The method of claim 57 , wherein cascading a number of dynamic logic circuits and a number of static logic circuits, each circuit having a number of logic inputs coupled to the number of gates of free standing vertical n-channel transistors includes providing a number of logic inputs in the dynamic logic circuit which are configured to receive a number of input signals during an evaluation stage when the clock input receives a high signal.
References Cited (Backward Citations)
US4797580A
Cited
US5402012A
Cited
US5550487A
Cited
US5525916A
Cited
US5976282A
Cited
US6108805A
Cited
US5867036A
Cited
US5798938A
Cited
US5828234A
Cited
US6174784B1
Cited
US5691230A
Cited
US6040716A
Cited
US5973514A
Cited
US6072209A
Cited
US6150687A
Cited
US6350635B1
Cited
US6399979B1
Cited
US6476434B1
Cited
US6504201B1
Cited
US6107835A
Cited
US5942917A
Cited
US6316960B2
Cited
US6304123B1
Cited
US6275071B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-07-21 | 2007-01-20 | 2007-07-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-07-21 | 2011-01-20 | 2011-07-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-07-21 | 2015-01-20 | 2015-07-22 | $7700.00 | Window Closed / Lapsed |