US6275071B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Domino logic circuit and method
Assignee: Intel Corp
•
Filing: 1999-12-29
•
Granted: 2001-08-14
•
Expires: 2019-12-29
Abstract
Abstract A domino logic circuit includes input connections to receive a clock signal and at least one input data signal. In one embodiment, the domino logic circuit includes a dynamic stage comprising precharge circuitry, and a static stage that comprises discharge circuitry. In another embodiment, the domino logic circuit includes a dynamic stage comprising discharge circuitry, and a static stage that comprises precharge circuitry. Different configurations and transistor types have also been described. The circuitry can provide improved speed performance, or increase noise immunity.
Inventors
- 👤 Yibin Ye
- 👤 Siva G. Narendra
- 👤 Vivek K. De
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:55
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/096; H03K19/0963
Claims Analysis
Total Claims: 29
Claim 1
Independent Claim
135 words
A domino circuit comprising: a dynamic circuit stage having at least one data input node to receive at least one input data signal, a clock input node to receive a clock signal and an output data node to provide an output data signal on when the clock signal is a first state; and a static circuit stage having an input node coupled to receive the output data signal from the dynamic circuit stage, the static circuit stage comprising a plurality of series coupled pull-up transistors coupled to the at least one data input signal, and a precondition circuit coupled to a first intermediate node located between the plurality of pull-up transistors, the precondition circuit provides either a pre-charge or discharge voltage to the first intermediate node when the clock signal is in a second state.
Claim 2
Dependent Claim
135 words
A domino circuit comprising: a dynamic circuit stage having at least one data input node to receive at least one input data signal, a clock input node to receive a clock signal and an output data node to provide an output data signal on when the clock signal is a first state; and a static circuit stage having an input node coupled to receive the output data signal from the dynamic circuit stage, the static circuit stage comprising a plurality of series coupled pull-up transistors coupled to the at least one data input signal, and a precondition circuit coupled to a first intermediate node located between the plurality of pull-up transistors, the precondition circuit provides either a pre-charge or discharge voltage to the first intermediate node when the clock signal is in a second state.
Claim 3
Dependent Claim
35 words
The domino circuit of claim 1 wherein the precondition circuit is a transistor coupled between the intermediate node and a ground connection, a gate connection of the transistor is coupled to receive the clock signal.
Claim 4
Dependent Claim
22 words
The domino circuit of claim 1 further comprising an inverter circuit coupled between the dynamic circuit stage and the static circuit stage.
Claim 5
Dependent Claim
32 words
The domino circuit of claim 1 wherein the first state of the clock signal is a high logic signal, and the second state of the clock signal is a low logic signal.
Claim 6
Dependent Claim
73 words
The domino circuit of claim 1 wherein the dynamic circuit stage comprises: a plurality of pull-down transistors coupled in series between the output data node and a ground connection, a second intermediate node located between the plurality of pull-down transistors; and a second precondition circuit coupled to the second intermediate node to provide either a pre-charge or discharge voltage to the second intermediate node when the clock signal is in the second state.
Claim 7
Dependent Claim
38 words
The domino circuit of claim 5 wherein the second precondition circuit is a transistor coupled between the second intermediate node and a voltage supply connection, a gate connection of the transistor is coupled to receive the clock signal.
Claim 8
Dependent Claim
48 words
The domino circuit of claim 5 wherein the first precondition circuit couples the first intermediate node to the ground connection to discharge the first intermediate node, and wherein the second precondition circuit couples the second intermediate node to a voltage supply connection to pre-charge the second intermediate node.
Claim 9
Dependent Claim
45 words
The domino circuit of claim 7 wherein the first precondition circuit is an n-channel transistor with a gate connection coupled to receive an inverse clock signal, and a second precondition circuit is a P-channel transistor with a gate connection coupled to receive the clock signal.
Claim 10
Dependent Claim
48 words
The domino circuit of claim 5 wherein the first precondition circuit couples the first intermediate node to a voltage supply connection to pre-charge the first intermediate node, and wherein the second precondition circuit couples the second intermediate node to the ground connection to discharge the second intermediate node.
Claim 11
Dependent Claim
45 words
The domino circuit of claim 7 wherein the first precondition circuit is a p-channel transistor with a gate connection coupled to receive a clock signal, and a second precondition circuit is an n-channel transistor with a gate connection coupled to receive an inverse clock signal.
Claim 12
Dependent Claim
127 words
A domino circuit comprising: a dynamic stage circuit having an output connection, the dynamic stage circuit comprising a first pull-up transistor coupled to the output connection, a latch circuit coupled to the output connection, and a plurality of pull-down transistors coupled to the output connection, the dynamic stage circuit further comprising a pre-charge transistor coupled to a first intermediate node of the plurality of pull-down transistors; and a static stage circuit having an input node coupled to the output connection of the dynamic stage circuit, the static stage circuit comprising an output node and a plurality of pull-up transistors connected in series between the output node and an upper voltage supply connection, a discharge transistor coupled to a second intermediate node of the plurality of pull-up transistors.
Claim 13
Dependent Claim
127 words
A domino circuit comprising: a dynamic stage circuit having an output connection, the dynamic stage circuit comprising a first pull-up transistor coupled to the output connection, a latch circuit coupled to the output connection, and a plurality of pull-down transistors coupled to the output connection, the dynamic stage circuit further comprising a pre-charge transistor coupled to a first intermediate node of the plurality of pull-down transistors; and a static stage circuit having an input node coupled to the output connection of the dynamic stage circuit, the static stage circuit comprising an output node and a plurality of pull-up transistors connected in series between the output node and an upper voltage supply connection, a discharge transistor coupled to a second intermediate node of the plurality of pull-up transistors.
Claim 14
Dependent Claim
60 words
The domino circuit of claim 11 wherein the first pull-up transistor is a P-channel transistor having a gate connection coupled to a clock signal, the pre-charge transistor is a P-channel transistor having a gate connection coupled to the clock signal, and the discharge transistor is an n-channel transistor having a gate connection coupled to an inverse of the clock signal.
Claim 15
Dependent Claim
30 words
The domino circuit of claim 11 further comprising an inverter circuit coupled between the output connection of the dynamic stage circuit and the input node of the static stage circuit.
Claim 16
Dependent Claim
31 words
The domino circuit of claim 11 wherein the first pull up transistor, the pre-charge transistor, and the discharge transistor are all n-channel transistors having gate connections coupled to a clock signal.
Claim 17
Dependent Claim
30 words
The domino circuit of claim 14 further comprising an inverter circuit coupled between the output connection of the dynamic stage circuit and the input node of the static stage circuit.
Claim 18
Dependent Claim
127 words
A domino circuit comprising: a dynamic stage circuit having an output connection, the dynamic stage circuit comprising a first pull-up transistor coupled to the output connection, a latch circuit coupled to the output connection, and a plurality of pull-down transistors coupled to the output connection, the dynamic stage circuit further comprising a discharge transistor coupled to a first intermediate node of the plurality of pull-down transistors; and a static stage circuit having an input node coupled to the output connection of the dynamic stage circuit, the static stage circuit comprising an output node and a plurality of pull-up transistors connected in series between the output node and an upper voltage supply connection, a pre-charge transistor coupled to a second intermediate node of the plurality of pull-up transistors.
Claim 19
Dependent Claim
127 words
A domino circuit comprising: a dynamic stage circuit having an output connection, the dynamic stage circuit comprising a first pull-up transistor coupled to the output connection, a latch circuit coupled to the output connection, and a plurality of pull-down transistors coupled to the output connection, the dynamic stage circuit further comprising a discharge transistor coupled to a first intermediate node of the plurality of pull-down transistors; and a static stage circuit having an input node coupled to the output connection of the dynamic stage circuit, the static stage circuit comprising an output node and a plurality of pull-up transistors connected in series between the output node and an upper voltage supply connection, a pre-charge transistor coupled to a second intermediate node of the plurality of pull-up transistors.
Claim 20
Dependent Claim
60 words
The domino circuit of claim 16 wherein the first pull-up transistor is a P-channel transistor having a gate connection coupled to a clock signal, the pre-charge transistor is a P-channel transistor having a gate connection coupled to the clock signal, and the discharge transistor is an n-channel transistor having a gate connection coupled to an inverse of the clock signal.
Claim 21
Dependent Claim
30 words
The domino circuit of claim 16 further comprising an inverter circuit coupled between the output connection of the dynamic stage circuit and the input node of the static stage circuit.
Claim 22
Independent Claim
59 words
A method of increasing response time of a domino circuit comprising: pre-charging intermediate nodes of series coupled pull-down transistors of a dynamic stage circuit during a pre-charge phase; and discharging intermediate nodes of series coupled pull-up transistors of a static stage circuit coupled to the dynamic stage circuit, where discharging the intermediate nodes is performed during the pre-charge phase.
Claim 23
Independent Claim
59 words
A method of increasing response time of a domino circuit comprising: pre-charging intermediate nodes of series coupled pull-down transistors of a dynamic stage circuit during a pre-charge phase; and discharging intermediate nodes of series coupled pull-up transistors of a static stage circuit coupled to the dynamic stage circuit, where discharging the intermediate nodes is performed during the pre-charge phase.
Claim 24
Dependent Claim
20 words
The method of claim 19 wherein an output connection of the dynamic stage circuit is pre-charged during the pre-charge phase.
Claim 25
Dependent Claim
29 words
The method of claim 19 wherein the pre-charge phase is performed when an active high clock signal is coupled to the dynamic stage circuit is in an active state.
Claim 26
Independent Claim
59 words
A method of increasing noise immunity of a domino circuit comprising: pre-discharging intermediate nodes of series coupled pull-down transistors of a dynamic stage circuit during a pre-charge phase; and pre-charging intermediate nodes of series coupled pull-up transistors of a static stage circuit coupled to the dynamic stage circuit, where pre-charging the intermediate nodes is performed during the pre-charge phase.
Claim 27
Independent Claim
59 words
A method of increasing noise immunity of a domino circuit comprising: pre-discharging intermediate nodes of series coupled pull-down transistors of a dynamic stage circuit during a pre-charge phase; and pre-charging intermediate nodes of series coupled pull-up transistors of a static stage circuit coupled to the dynamic stage circuit, where pre-charging the intermediate nodes is performed during the pre-charge phase.
Claim 28
Dependent Claim
20 words
The method of claim 22 wherein an output connection of the dynamic stage circuit is pre-charged during the pre-charge phase.
Claim 29
Dependent Claim
29 words
The method of claim 22 wherein the pre-charge phase is performed when an active high clock signal is coupled to the dynamic stage circuit is in an active state.
References Cited (Backward Citations)
US4571510A
Cited
US4899066A
Cited
US5671151A
Cited
US5115150A
Cited
JPH04239221A
Cited
US5258666A
Cited
US5543735A
Cited
US5453708A
Cited
US5661675A
Cited
US5568062A
Cited
US5748012A
Cited
US5825208A
Cited
US5889417A
Cited
US6108805A
Cited
US5831990A
Cited
US5815005A
Cited
US5796282A
Cited
US5852373A
Cited
US5896399A
Cited
US5917355A
Cited
US5892372A
Cited
US5896046A
Cited
US5898330A
Cited
US6052008A
Cited
US6049231A
Cited
US6060910A
Cited
US5942917A
Cited
US6002292A
Cited
EP0954101A2
Cited
US6087855A
Cited
US6133759A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2004-08-13 | 2005-02-12 | 2005-08-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2008-08-13 | 2009-02-12 | 2009-08-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2012-08-13 | 2013-02-12 | 2013-08-14 | $7700.00 | Window Closed / Lapsed |