← Back to Patent Explorer
JPH04239221A Expired / Lapsed JP ⏱️ 0.0 years remaining

Semiconductor integrated circuit

Assignee: NEC IC Microcomputer Systems Co Ltd
•
Filing: 1991-01-11
•
Granted: —
•
Expires: 2011-01-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To stabilize the level of a dynamic node and to stabilize a domino circuit by providing a PMOS transistor supplying the HIGH level to the dynamic node. CONSTITUTION:The semiconductor integrated circuit forming the domino circuit is provided with a first PMOS transistor 1 where a source is connected to a prescribed NMOS circuit network 4, the NMOS circuit network 4 where gates are mutually and continuously connected to first and second signal input terminals 51 and 52, a third NMOS transistor where the gate is connected to a control signal input terminal 53 and a drain is connected to the source of the second NMOS transistor as well as the source is connected to an earth point, a second PMOS transistor 6 where the drain is connected to the power supply on a high potential side and the source is connected to the source of the first PMOS transistor 1, and the gate is connected to a signal output terminal 54, and an inverter 7 where the input side is connected to the source of the second PMOS transistor and the output side is connected to the signal output terminal 54.

Inventors

  • 👤 Shoichi Nakasone
  • 👤 中曽根 正一

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-30 22:40
CPC Classifications
—

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag