Semiconductor memory device having trench in which word line is buried

Claim 2

A semiconductor memory device having a plurality of memory cells formed in a semiconductor substrate of one conductivity type, each of said memory cells comprising a cell active region surrounded by a trench isolation region selectively formed in said semiconductor substrate, a trench formed to cross said cell active region to thereby divide a surface portion of said cell active region into first and second parts, a word line formed in said trench in isolation from said cell active region by a gate insulating film, first and second regions of an opposite conductivity type respectively formed in said first and second parts of said surface portion of said cell active region in contact with said trench, a first insulating layer formed to cover said word line and said cell active region, a first contact hole selectively formed in said first insulating layer to expose a part of said first region, a bit line formed in contact with said part of said first region through said first contact hole, a second insulating layer formed to cover said bit line and said first insulating layer, a second contact hole selectively formed in said first and second insulating layers to expose a part of said second region, a storage electrode formed in contact with said part of said second region, a dielectric film formed on said storage electrode, and a cell plate electrode formed on said dielectric film.

Claim 3

The device as claimed in claim 1, wherein said trench has a bottom portion and a side portion, said gate insulating film having a first portion formed on said bottom portion of said trench with a first thickness and a second portion formed on said side portion of said trench with a second thickness that is lager than said first thickness.

Claim 4

The device as claimed in claim 1, wherein said trench has a bottom portion, each of said first and second regions terminating at said bottom portion of said trench to define a channel region along a part of said bottom portion of said trench.

Claim 5

The device as claimed in claim 1, wherein said trench has a rounded bottom portion to be free from formation of an edge corner.

Claim 6

A semiconductor memory device comprising a semiconductor substrate of one conductivity type, a first trench formed in said semiconductor substrate in a mesh shape to define a plurality of cell active regions in said semiconductor substrate, said cell active regions being thereby arranged in a plurality of rows and columns, a first insulating film filling said first trench, a plurality of second trenches each provided correspondingly to each of said rows, each of said second trenches thereby crossing associated ones of said cell active regions arranged in the same row to divide a surface portion of each of the associated ones of said cell active regions into first and second parts, a plurality of word lines each formed in each of said second trenches in isolation from each cell active region by a gate insulating film, a plurality first regions of an opposite conductivity type each formed in an associated one of said first parts of said surface portions of said cell active regions, a plurality of second regions of said opposite conductivity type each formed in an associated one of said second parts of said surface portion of said cell active regions, a second insulating film formed to cover said cell active regions and said first insulating film, a plurality of first contact holes formed in said second insulating ,film to expose respective parts of said first regions, a plurality of bit lines each provided correspondingly to each of said columns, each of said bit lines being thereby in contact through said first contact holes with each of said parts of said first regions arranged in the same column, a third insulating film formed to cover said second insulating film and said bit lines, a plurality of second contact holes formed in said second and third insulating films to expose respective parts of said second regions, a plurality of storage electrodes each formed in contact with an associated one of said parts of said second regions, a dielectric film formed to cover each of said storage electrodes and said third insulating film, and a cell plate electrode formed on said dielectric film.

Claim 7

A semiconductor memory device comprising a semiconductor substrate of one conductivity type, a first trench formed in said semiconductor substrate in a mesh shape to define a plurality of cell active regions in said semiconductor substrate, said cell active regions being thereby arranged in a plurality of rows and columns, a first insulating film filling said first trench, a plurality of second trenches each provided correspondingly to each of said rows, each of said second trenches thereby crossing associated ones of said cell active regions arranged in the same row to divide a surface portion of each of the associated ones of said cell active regions into first and second parts, a plurality of word lines each formed in each of said second trenches in isolation from each cell active region by a gate insulating film, a plurality first regions of an opposite conductivity type each formed in an associated one of said first parts of said surface portions of said cell active regions, a plurality of second regions of said opposite conductivity type each formed in an associated one of said second parts of said surface portion of said cell active regions, a second insulating film formed to cover said cell active regions and said first insulating film, a plurality of first contact holes formed in said second insulating ,film to expose respective parts of said first regions, a plurality of bit lines each provided correspondingly to each of said columns, each of said bit lines being thereby in contact through said first contact holes with each of said parts of said first regions arranged in the same column, a third insulating film formed to cover said second insulating film and said bit lines, a plurality of second contact holes formed in said second and third insulating films to expose respective parts of said second regions, a plurality of storage electrodes each formed in contact with an associated one of said parts of said second regions, a dielectric film formed to cover each of said storage electrodes and said third insulating film, and a cell plate electrode formed on said dielectric film.