US5587947A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Low voltage one transistor flash EEPROM cell using Fowler-Nordheim programming and erase
Assignee: Rohm Usa Inc
•
Filing: 1995-09-27
•
Granted: 1996-12-24
•
Expires: 2015-09-27
Abstract
Abstract A single transistor electrically erasable programmable memory device capable of being programmed and erased using Fowler-Nordheim tunneling and capable of being operated using low voltages. Portions of each of the source and drain regions overlap with the first gate dielectric layer, and the interpoly dielectric layer is chosen to have a high dielectric constant so as to maximize the capacitive coupling ratio between floating gate, control gate, source, and drain. The logical condition of cells in the array is set by first elevating a block of cells to a high voltage threshold and by individually lowering the voltage threshold of selected cells.
Inventors
- 👤 Shang-De Chang
- 👤 Jia-Hwang Chang
- 👤 Edwin Chow
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 17:47
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/34; G11C16/3436; G11C16/344; G11C16/345; G11C16/04; G11C16/0408; G11C16/0416; G11C16/10; G11C16/14; G11C16/16; G11C16/3404; G11C16/3409; G11C16/3445; G11C16/3454; G11C16/3459; H; H10; H10B; H10B69/00; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/683
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
225 words
A method of identifying and repairing over-erased cells in an electrically erasable and programmable device of the type having a plurality of cells each comprising a single transistor having a source, a drain, a control gate, and a floating gate positioned between the control gate and the source and drain and wherein Fowler-Nordheim tunneling is used for tunneling electrons from the source to the floating gate and for tunneling electrons from the floating gate to the drain and further of the type having a plurality of row address lines each coupled to the control gates of the cells in an associated row, a plurality of column address lines each coupled to the drains of the cells in an associated column, and a plurality of source lines coupled to the sources of the cells, the method comprising the steps of: (a) separately testing each column for the presence of over-erased cells; (b) individually testing the cells in columns found to have over-erased cells to determine which cells are over-erased; and (c) repairing the cells found to be over-erased by (i) applying a first voltage to the row address lines associated with the control gates of the over-erased cells; (ii) grounding the source lines associated with the sources of the over-erased cells; and (iii) floating the column address lines associated with the drains of the over-erased cells.
Claim 2
Independent Claim
225 words
A method of identifying and repairing over-erased cells in an electrically erasable and programmable device of the type having a plurality of cells each comprising a single transistor having a source, a drain, a control gate, and a floating gate positioned between the control gate and the source and drain and wherein Fowler-Nordheim tunneling is used for tunneling electrons from the source to the floating gate and for tunneling electrons from the floating gate to the drain and further of the type having a plurality of row address lines each coupled to the control gates of the cells in an associated row, a plurality of column address lines each coupled to the drains of the cells in an associated column, and a plurality of source lines coupled to the sources of the cells, the method comprising the steps of: (a) separately testing each column for the presence of over-erased cells; (b) individually testing the cells in columns found to have over-erased cells to determine which cells are over-erased; and (c) repairing the cells found to be over-erased by (i) applying a first voltage to the row address lines associated with the control gates of the over-erased cells; (ii) grounding the source lines associated with the sources of the over-erased cells; and (iii) floating the column address lines associated with the drains of the over-erased cells.
Claim 3
Independent Claim
225 words
A method of identifying and repairing over-erased cells in an electrically erasable and programmable device of the type having a plurality of cells each comprising a single transistor having a source, a drain, a control gate, and a floating gate positioned between the control gate and the source and drain and wherein Fowler-Nordheim tunneling is used for tunneling electrons from the source to the floating gate and for tunneling electrons from the floating gate to the drain and further of the type having a plurality of row address lines each coupled to the control gates of the cells in an associated row, a plurality of column address lines each coupled to the drains of the cells in an associated column, and a plurality of source lines coupled to the sources of the cells, the method comprising the steps of: (a) separately testing each column for the presence of over-erased cells; (b) individually testing the cells in columns found to have over-erased cells to determine which cells are over-erased; and (c) repairing the cells found to be over-erased by (i) applying a first voltage to the row address lines associated with the control gates of the over-erased cells; (ii) floating the source lines associated with the sources of the over-erased cells; and (iii) grounding the column address lines associated with the drains of the over-erased cells.
Claim 4
Independent Claim
225 words
A method of identifying and repairing over-erased cells in an electrically erasable and programmable device of the type having a plurality of cells each comprising a single transistor having a source, a drain, a control gate, and a floating gate positioned between the control gate and the source and drain and wherein Fowler-Nordheim tunneling is used for tunneling electrons from the source to the floating gate and for tunneling electrons from the floating gate to the drain and further of the type having a plurality of row address lines each coupled to the control gates of the cells in an associated row, a plurality of column address lines each coupled to the drains of the cells in an associated column, and a plurality of source lines coupled to the sources of the cells, the method comprising the steps of: (a) separately testing each column for the presence of over-erased cells; (b) individually testing the cells in columns found to have over-erased cells to determine which cells are over-erased; and (c) repairing the cells found to be over-erased by (i) applying a first voltage to the row address lines associated with the control gates of the over-erased cells; (ii) floating the source lines associated with the sources of the over-erased cells; and (iii) grounding the column address lines associated with the drains of the over-erased cells.
Claim 5
Independent Claim
265 words
A method of identifying and repairing over-erased cells in an electrically erasable and programmable device of the type having a plurality of cells each comprising a single transistor having a source, a drain, a control gate, and a floating gate positioned between the control gate and the source and drain and wherein Fowler-Nordheim tunneling is used for tunneling electrons from the source to the floating gate and for tunneling electrons from the floating gate to the drain and further of the type having a plurality of row address lines each coupled to the control gates of the cells in an associated row, a plurality of column address lines each coupled to the drains of the cells in an associated column, and a plurality of source lines coupled to the sources of the cells, the method comprising the steps of: (a) separately testing each column for the presence of over-erased cells; (b) individually testing the cells in columns found to have over-erased cells to determine which cells are over-erased; and (c) repairing the cells found to be over-erased by (i) applying a first voltage to the row address lines associated with the control gates of the over-erased cells; (ii) grounding one of the groups of lines comprising the source lines associated with the sources of the over-erased cells and the column address lines associated with the drains of the over-erased cells; and (iii) floating the other of the groups of lines comprising the column address lines associated with the drains of the over-erased cells and the source lines associated with the sources of the over-erased cells.
Claim 6
Independent Claim
265 words
A method of identifying and repairing over-erased cells in an electrically erasable and programmable device of the type having a plurality of cells each comprising a single transistor having a source, a drain, a control gate, and a floating gate positioned between the control gate and the source and drain and wherein Fowler-Nordheim tunneling is used for tunneling electrons from the source to the floating gate and for tunneling electrons from the floating gate to the drain and further of the type having a plurality of row address lines each coupled to the control gates of the cells in an associated row, a plurality of column address lines each coupled to the drains of the cells in an associated column, and a plurality of source lines coupled to the sources of the cells, the method comprising the steps of: (a) separately testing each column for the presence of over-erased cells; (b) individually testing the cells in columns found to have over-erased cells to determine which cells are over-erased; and (c) repairing the cells found to be over-erased by (i) applying a first voltage to the row address lines associated with the control gates of the over-erased cells; (ii) grounding one of the groups of lines comprising the source lines associated with the sources of the over-erased cells and the column address lines associated with the drains of the over-erased cells; and (iii) floating the other of the groups of lines comprising the column address lines associated with the drains of the over-erased cells and the source lines associated with the sources of the over-erased cells.
References Cited (Backward Citations)
FR858764A
Cited
US3825442A
Cited
US3593037A
Cited
US3660819A
Cited
US3755721A
Cited
US3810127A
Cited
US3699646A
Cited
US3825946A
Cited
US3728695A
Cited
US3891190A
Cited
US3919711A
Cited
US3876887A
Cited
US4092661A
Cited
US3918149A
Cited
US4087795A
Cited
US3984822A
Cited
US3996657A
Cited
US3997381A
Cited
US3975671A
Cited
US3978459A
Cited
US4026733A
Cited
US4026740A
Cited
US4153933A
Cited
US4013489A
Cited
US4013484A
Cited
US4052229A
Cited
US4052229B1
Cited
US4250570A
Cited
US4250570B1
Cited
US4114255A
Cited
US4119995A
Cited
US4119995B1
Cited
US4103189A
Cited
US4094012A
Cited
US4122544A
Cited
US4099196A
Cited
US4203158B1
Cited
US4203158A
Cited
US4176258A
Cited
US4180826A
Cited
GB2033153A
Cited
US4223394A
Cited
US4266283A
Cited
US4257056A
Cited
FR2464536A1
Cited
US4231811A
Cited
US4267632A
Cited
EP0046868A2
Cited
US4441170A
Cited
EP0054355A2
Cited
JPS57114282A
Cited
EP0071603A1
Cited
GB2099650A
Cited
US4613886A
Cited
US4451748A
Cited
US4460982A
Cited
US4571709A
Cited
US4527180A
Cited
DE3345173A1
Cited
US4698787A
Cited
US4868619A
Cited
US4551910A
Cited
US4654958A
Cited
US4804637A
Cited
US4658160A
Cited
US4642798A
Cited
US4658084A
Cited
US4784965A
Cited
US4814286A
Cited
US4949140A
Cited
US4780424A
Cited
US4875188A
Cited
US5053990A
Cited
US4860261A
Cited
US4841482A
Cited
US4875191A
Cited
US4930098A
Cited
US5142495A
Cited
US5104819A
Cited
EP0413347A2
Cited
US5065364A
Cited
EP0446893A1
Cited
EP0449610A2
Cited
US5039941A
Cited
US5075245A
Cited
US5136544A
Cited
US5109187A
Cited
US5091332A
Cited
US5120671A
Cited
US5408431A
Cited
US5278440A
Cited
US5286994A
Cited
US5237535A
Cited
US5311049A
Cited
EP0541222A2
Cited
EP0548866A2
Cited
US5483485A
Cited
JPH0684400A
Cited
DE4311358A1
Cited
US5357463A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-24 | 2000-06-24 | 2000-12-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-24 | 2004-06-24 | 2004-12-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-24 | 2008-06-24 | 2008-12-24 | $7700.00 | Window Closed / Lapsed |