§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US6150837A Expired / Lapsed US ⏱️ 0.0 years remaining

Enhanced field programmable gate array

Assignee: Microsemi SoC Corp
•
Filing: 1997-02-28
•
Granted: 2000-11-21
•
Expires: 2017-02-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An enhanced performance field programmable gate array integrated circuit comprises a field programmable gate array and other functional circuitry such as a mask-programmable gate array in the same integrated circuit. A circuit interface provides communication between the field programmable gate array, the mask-programmable gate array and the integrated circuit I/O.

Inventors

  • 👤 Samuel W. Beal
  • 👤 Sinan Kaptonoglu
  • 👤 Jung-Cheun Lien
  • 👤 William Shu
  • 👤 King W. Chan
  • 👤 William C. Plants

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 21:52
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17748; H03K19/17768; H03K19/1733; H03K19/1735; H03K19/1736; H03K19/17704; H03K19/17724; H03K19/17732; H03K19/17736; H03K19/17744; H03K19/1778; H03K19/17796

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 102 words
An integrated circuit device comprising: at least one field programmable gate array region and at least one mask programmable gate array region; an I/O system including I/O pads and associated driver circuits; a user-programmable interconnect architecture for selectively making connections between said at least one field programmable gate array region, said at least one mask-programmable gate array region and said I/O system; and at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region, wherein the at least one circuit interface region is user programmable.
Claim 2
Dependent Claim 102 words
An integrated circuit device comprising: at least one field programmable gate array region and at least one mask programmable gate array region; an I/O system including I/O pads and associated driver circuits; a user-programmable interconnect architecture for selectively making connections between said at least one field programmable gate array region, said at least one mask-programmable gate array region and said I/O system; and at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region, wherein the at least one circuit interface region is user programmable.
Claim 3
Dependent Claim 142 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; and wherein the at least one mask programmable gate array region comprises at least one decryption circuit that produces a decrypted configuration data signal from an encrypted configuration data signal received as an input and wherein the at least one field programmable gate array region comprises at least one configuration control circuit that utilizes the decrypted configuration data signal to configure the at least one field programmable gate array region to perform a user programmed function.
Claim 4
Dependent Claim 142 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; and wherein the at least one mask programmable gate array region comprises at least one decryption circuit that produces a decrypted configuration data signal from an encrypted configuration data signal received as an input and wherein the at least one field programmable gate array region comprises at least one configuration control circuit that utilizes the decrypted configuration data signal to configure the at least one field programmable gate array region to perform a user programmed function.
Claim 5
Dependent Claim 101 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; and wherein the at least one mask programmable gate array region comprises at least one dynamic reprogramming circuit to allow selective portions of the at least one field programmable gate array region to be reprogrammed.
Claim 6
Dependent Claim 101 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; and wherein the at least one mask programmable gate array region comprises at least one dynamic reprogramming circuit to allow selective portions of the at least one field programmable gate array region to be reprogrammed.
Claim 7
Dependent Claim 99 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; and wherein the at least one mask programmable gate array region comprises at least one logic function for providing a built-in test sequence to the at least one field programmable gate array region.
Claim 8
Dependent Claim 99 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; and wherein the at least one mask programmable gate array region comprises at least one logic function for providing a built-in test sequence to the at least one field programmable gate array region.
Claim 9
Dependent Claim 105 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; and wherein the at least one mask programmable gate array region comprises at least one local area network interface circuit for providing a link between an external user system and the at least one field programmable gate array region.
Claim 10
Dependent Claim 105 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; and wherein the at least one mask programmable gate array region comprises at least one local area network interface circuit for providing a link between an external user system and the at least one field programmable gate array region.
Claim 11
Dependent Claim 83 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; and wherein the at least one mask programmable gate array region comprises at least one microprocessor controller.
Claim 12
Dependent Claim 83 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; and wherein the at least one mask programmable gate array region comprises at least one microprocessor controller.
Claim 13
Dependent Claim 114 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; means for programming at least one function into the field programmable gate array region; and means for programming at least one connection into the circuit interface region wherein the at least one connection provides communication between the field programmable gate array region and the mask-programmable gate array region.
Claim 14
Dependent Claim 114 words
An integrated circuit device having a plurality of regions comprising: at least one field programmable gate array region; at least one mask-programmable gate array region; at least one circuit interface region which provides communication between the at least one field programmable gate array region and the at least one mask-programmable gate array region; at least one input/output region for providing input/output to the integrated circuit device; means for programming at least one function into the field programmable gate array region; and means for programming at least one connection into the circuit interface region wherein the at least one connection provides communication between the field programmable gate array region and the mask-programmable gate array region.

References Cited (Backward Citations)

US4195352A Cited
GB2045488B Cited
EP0069762B1 Cited
US4458163A Cited
US4527115A Cited
US4631686A Cited
US4774421A Cited
EP0181917A1 Cited
US4609986A Cited
US4933577A Cited
US4684830A Cited
US5869981A Cited
US5485104A Cited
US5225719A Cited
US5426335A Cited
US4931671A Cited
US5151623A Cited
US4963768A Cited
US4677318A Cited
US4713792A Cited
US4691161A Cited
US4718057A Cited
US4638187B1 Cited
US4638187A Cited
US4771285A Cited
US4910466A Cited
US4758747A Cited
US4772811A Cited
US4857774A Cited
US4873459B1 Cited
US5600265A Cited
US5451887A Cited
US5172014A Cited
US4873459A Cited
US4758745A Cited
US4758745B1 Cited
US5367208A Cited
US4721868A Cited
US4983959A Cited
US4969121A Cited
US4783606A Cited
US4928023A Cited
US5438166A Cited
US5068603A Cited
US4847612A Cited
EP0394575B1 Cited
US5023484A Cited
EP0358501A3 Cited
US4992680A Cited
US4912345A Cited
US4930097A Cited
US5083293A Cited
US4933898A Cited
US4952934A Cited
US4940909A Cited
US5343406A Cited
US5644496A Cited
EP0415542A3 Cited
US5231588A Cited
US5544069A Cited
US5661409A Cited
US5377124A Cited
US4978905A Cited
US5027011A Cited
US5448493A Cited
US5028821A Cited
US5137393A Cited
US5140193A Cited
US5198705A Cited
US5045726A Cited
US5085885A Cited
US5504354A Cited
US5654564A Cited
US5258891A Cited
US5166557A Cited
US5107146A Cited
EP0499383B1 Cited
US5220213A Cited
US5587669A Cited
US5313119A Cited
US5598108A Cited
US5557136A Cited
US5701027A Cited
US5191242A Cited
US5153462A Cited
US5640308A Cited
US5671234A Cited
US5221865A Cited
US5534798A Cited
US5187392A Cited
US5336950A Cited
US5323069A Cited
US5341040A Cited
US5764583A Cited
US5848005A Cited
US5883850A Cited
EP0786871A3 Cited
US5576554A Cited
US5592632A Cited
US5498886A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-11-21 2004-05-22 2004-11-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-11-21 2008-05-22 2008-11-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-11-21 2012-05-22 2012-11-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag