US5587669A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable application specific integrated circuit and logic cell therefor
Assignee: QuickLogic Corp
•
Filing: 1995-03-03
•
Granted: 1996-12-24
•
Expires: 2015-03-03
Abstract
Abstract In a field programmable gate array, a plurality of wire segments extend parallel to each other between two logic cells. Some of the wire segments extend to logic cell inputs and others to logic cell outputs. A power wire extends perpendicular to the wire segments and crosses each of the wire segments. Antifuses are disposed to couple the input wire segments to the power wire but no antifuses are disposed between the output wire segments and the power wire.
Inventors
- 👤 Andrew K. Chan
- 👤 John M. Birkner
- 👤 Hua T. Chua
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 23:37
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/1733; H03K19/1737; H03K19/177; H03K19/17704; H03K19/17724; H03K19/17728; H03K19/17736; H03K19/1778; H03K19/17784; H03K19/17792
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
181 words
A field programmable gate array, comprising: a first logic cell; a second logic cell, said second logic cell having a plurality of input leads and at least one output lead; a plurality of parallel wire segments disposed entirely between said first and second logic cells, each of said plurality of parallel wire segments extending in a first dimension toward said second logic cell, each respective one of said plurality of parallel wire segments being coupled to a respective one of said plurality of input leads or to said at least one output lead; a power wire extending in said second dimension, said second dimension being substantially perpendicular to said first dimension, said power wire crossing each of said plurality of parallel wire segments; and a plurality of antifuses, a respective one of said plurality of antifuses being disposed to programmably couple said power wire to a respective one of said plurality of input leads, wherein no antifuse is disposed between said power wire and any one of said plurality of parallel wire segments coupled to said at least one output lead.
Claim 2
Dependent Claim
181 words
A field programmable gate array, comprising: a first logic cell; a second logic cell, said second logic cell having a plurality of input leads and at least one output lead; a plurality of parallel wire segments disposed entirely between said first and second logic cells, each of said plurality of parallel wire segments extending in a first dimension toward said second logic cell, each respective one of said plurality of parallel wire segments being coupled to a respective one of said plurality of input leads or to said at least one output lead; a power wire extending in said second dimension, said second dimension being substantially perpendicular to said first dimension, said power wire crossing each of said plurality of parallel wire segments; and a plurality of antifuses, a respective one of said plurality of antifuses being disposed to programmably couple said power wire to a respective one of said plurality of input leads, wherein no antifuse is disposed between said power wire and any one of said plurality of parallel wire segments coupled to said at least one output lead.
Claim 3
Dependent Claim
53 words
The field programmable gate array of claim 1, wherein said first logic cell comprises a logic gate, some of said input leads of said first logic cell being inverting input leads of said logic gate, other of said input leads of said first logic cell being non-inverting input leads of said logic gate.
Claim 4
Dependent Claim
25 words
The field programmable gate array of claim 1, further comprising a VCC power terminal, said power wire being permanently coupled to said VCC power terminal.
Claim 5
Dependent Claim
25 words
The field programmable gate array of claim 1, further comprising a GND power terminal, said power wire being permanently coupled to said GND power terminal.
Claim 6
Dependent Claim
26 words
The field programmable gate array of claim 3, wherein no antifuse is disposed in a current path between said VCC power terminal and said power wire.
Claim 7
Dependent Claim
26 words
The field programmable gate array of claim 4, wherein no antifuse is disposed in a current path between said GND power terminal and said power wire.
Claim 8
Dependent Claim
29 words
The field programmable gate array of claim 1, wherein a digital logic high voltage is always present on said power wire when said field programmable gate array is operating.
Claim 9
Dependent Claim
110 words
The field programmable gate array of claim 1, wherein said first logic cell comprises: a first multiplexer having a first input lead, a second input lead, a select input lead, and an output lead; a second multiplexer having a first input lead, a second input lead, a select input lead, and an output lead; a third multiplexer having a first input lead coupled to said output lead of said first multiplexer, a second input lead coupled to said output lead of said second multiplexer, a select input lead, and an output lead; and a sequential logic element having an input lead coupled to said output lead of said third multiplexer.
Claim 10
Dependent Claim
55 words
The field programmable gate array of claim 8, further comprising: a first AND gate having an output lead, said output lead being coupled to said select input lead of said first multiplexer; and a second AND gate having an output lead, said output lead being coupled to said select input lead of said third multiplexer.
Claim 11
Dependent Claim
19 words
The field programmable gate array of claim 8, wherein said sequential logic element has an asynchronous reset input lead.
Claim 12
Dependent Claim
19 words
The field programmable gate array of claim 8, wherein said sequential logic element has an asynchronous set input lead.
References Cited (Backward Citations)
US3619583A
Cited
US4453096A
Cited
US4124899A
Cited
US4124899B1
Cited
US4354266A
Cited
US4491839A
Cited
US4616358A
Cited
US4551634A
Cited
US4566064A
Cited
US4622648A
Cited
US4541067A
Cited
US4787064A
Cited
US4684829A
Cited
US4577124A
Cited
US4558236A
Cited
US4870302A
Cited
US4774421A
Cited
US4617479A
Cited
US4617479B1
Cited
US4609986A
Cited
US4852021A
Cited
US4642487A
Cited
US4695740A
Cited
US4825105A
Cited
US4620117A
Cited
US4706216A
Cited
US4758985A
Cited
US4684830A
Cited
US4933577A
Cited
US4754456A
Cited
US4764893A
Cited
US4758746A
Cited
US4733405A
Cited
US4771285A
Cited
US5168177A
Cited
US4910466A
Cited
US4876640A
Cited
US4710649A
Cited
US4789951A
Cited
US4910417A
Cited
US4873459B1
Cited
US4873459A
Cited
US5019736A
Cited
US4786904A
Cited
US5068603A
Cited
US4963770A
Cited
US4878200A
Cited
US4871930A
Cited
US5045714A
Cited
US4879481A
Cited
US4912339A
Cited
US4914322A
Cited
US4940908A
Cited
US5185706A
Cited
US5015883A
Cited
US5055718A
Cited
US5107146A
Cited
US5122685A
Cited
US5280202A
Cited
US5338983A
Cited
US5349250A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-24 | 2000-06-24 | 2000-12-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-24 | 2004-06-24 | 2004-12-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-24 | 2008-06-24 | 2008-12-24 | $7700.00 | Window Closed / Lapsed |