Patent US1831825A successfully refreshed from Google Patents.
US4940908A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for reducing critical speed path delays
Assignee: Advanced Micro Devices Inc
•
Filing: 1989-04-27
•
Granted: 1990-07-10
•
Expires: 2009-04-27
Abstract
Abstract A method and apparatus is disclosed for reducing the propagation delay associated with the critical speed path of a binary logic circuit by using "multiplexing logic". More specifically, the inputs to the logic circuit are defined as either critical or non-critical inputs and the product terms are manipulated so that the non-critical inputs are mutually exclusive. The non-critical inputs are supplied to one or more first logic gate structures wherein the ultimate outputs of the first logic gate structures control multiplexer couplers. The critical speed inputs are supplied to one or more second logic gate structures wherein the ultimate outputs of the second logic gate structures are provided as the input to the multiplexer couplers.
Inventors
- 👤 Thang M. Tran
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 17:58
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/017; H03K19/01707
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
72 words
A logic circuit comprising a plurality of mutually exclusive non-critical speed inputs coupled to at least one first logic gate structure having a first gate output, at least one critical speed input coupled to at least one second logic gate structure having a second gate output, at least one multiplexer coupler responsive to said first gate output to selectively couple said second gate output to an output interface of said logic circuit.
Claim 2
Dependent Claim
72 words
A logic circuit comprising a plurality of mutually exclusive non-critical speed inputs coupled to at least one first logic gate structure having a first gate output, at least one critical speed input coupled to at least one second logic gate structure having a second gate output, at least one multiplexer coupler responsive to said first gate output to selectively couple said second gate output to an output interface of said logic circuit.
Claim 3
Dependent Claim
63 words
A logic circuit as claimed in claim 1, wherein said output interface of said logic circuit includes an inverter coupled to said multiplexer coupler and further comprising at least one pull up transistor coupled to said inverter that pulls the input of said inverter to a logic high level in order to drive the output of said inverter to a logic low level.
Claim 4
Dependent Claim
97 words
A logic circuit comprising at least two groups of mutually exclusive non-critical speed inputs, each group of mutually exclusive non-critical speed inputs being coupled to at least one corresponding first logic gate structure having a first gate output, at least one critical speed input corresponding to each of said groups of mutually exclusive non-critical speed inputs being coupled to at least one second logic gate structure having a second gate output, at least one multiplexer coupler responsive to said first gate output to selectively couple said second gate output to an output interface of said logic circuit.
Claim 5
Dependent Claim
97 words
A logic circuit comprising at least two groups of mutually exclusive non-critical speed inputs, each group of mutually exclusive non-critical speed inputs being coupled to at least one corresponding first logic gate structure having a first gate output, at least one critical speed input corresponding to each of said groups of mutually exclusive non-critical speed inputs being coupled to at least one second logic gate structure having a second gate output, at least one multiplexer coupler responsive to said first gate output to selectively couple said second gate output to an output interface of said logic circuit.
Claim 6
Dependent Claim
63 words
A logic circuit as claimed in claim 3, wherein said output interface of said logic circuit includes an inverter coupled to said multiplexer coupler and further comprising at least one pull up transistor coupled to said inverter that pulls the input of said inverter to a logic high level in order to drive the output of said inverter to a logic low level.
Claim 7
Independent Claim
97 words
A method of operating a logic circuit comprising the steps of supplying a plurality of mutually exclusive non-critical speed input signals to at least one first logic gate structure and generating a first gate output signal in response thereto, supplying at least one critical speed input to at least one second logic gate structure and generating a second gate output signal in response thereto, controlling the operation of at least one multiplexer coupler in response to said first gate output signal to selectively pass said second gate output signal to an output interface of said logic circuit.
Claim 8
Independent Claim
97 words
A method of operating a logic circuit comprising the steps of supplying a plurality of mutually exclusive non-critical speed input signals to at least one first logic gate structure and generating a first gate output signal in response thereto, supplying at least one critical speed input to at least one second logic gate structure and generating a second gate output signal in response thereto, controlling the operation of at least one multiplexer coupler in response to said first gate output signal to selectively pass said second gate output signal to an output interface of said logic circuit.
Claim 9
Dependent Claim
109 words
A logic circuit comprising first means for supplying a plurality of mutually exclusive non-critical speed input signals to at least one first logic gate structure and generating a first gate output signal in response thereto, second means for supplying at least one critical speed input to at least one second logic gate structure and generating a second gate output signal in response thereto, and means for controlling the operation of at least one multiplexer coupler in response to said first gate output signal generated by said first means to selectively pass said second gate output signal generated by said second means to an output interface of said logic circuit.
Claim 10
Dependent Claim
109 words
A logic circuit comprising first means for supplying a plurality of mutually exclusive non-critical speed input signals to at least one first logic gate structure and generating a first gate output signal in response thereto, second means for supplying at least one critical speed input to at least one second logic gate structure and generating a second gate output signal in response thereto, and means for controlling the operation of at least one multiplexer coupler in response to said first gate output signal generated by said first means to selectively pass said second gate output signal generated by said second means to an output interface of said logic circuit.
References Cited (Backward Citations)
US4263651A
Cited
US4575646A
Cited
US4564772A
Cited
US4700088A
Cited
US4641048A
Cited
US4825105A
Cited
US4845390A
Cited
US4612542A
Cited
US4698760A
Cited
US4691124A
Cited
EP0306662A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-07-09 | 1994-01-08 | 1994-07-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-07-09 | 1998-01-08 | 1998-07-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-07-09 | 2002-01-08 | 2002-07-10 | $7700.00 | Window Closed / Lapsed |