← Back to Patent Explorer
US4845390A Expired / Lapsed US ⏱️ 0.0 years remaining

Delay control circuit

Assignee: LSI Corp
•
Filing: 1988-01-11
•
Granted: 1989-07-04
•
Expires: 2008-01-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit (40) constructed in accordance with this invention includes a ring oscillator (25) to provide a signal which is dependent on the propagation delays of the inverters (33, 34, 35) comprising the ring oscillator, therefore the frequency of the ring oscillator is inversely dependent upon the propagation delays of the inverter comprising the ring oscillator. Means (37) are provided to determine the propagation delay introduced by the components in the ring oscillator by measuring the frequency of the output signal produced by the ring oscillator which provides a signal to a multiplexer (36) which selects among a number of preset delay components (26) those components which are necessary to ensure that the propagation delay caused by the circuitry (not shown) connected to the input lead (21) of the circuit constructed in accordance with this invention plus the propagation delay introduced by the selectable delay elements is nearly a constant propagation delay.

Inventors

  • 👤 Steven S. Chan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 04:25
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/14; H03K19/00; H03K19/003; H03K19/00323; H03K5/131; H03K2005/00013; H03K2005/00078; H03K2005/00097; H03K2005/0015; H03K2005/00234; H03K2005/00247

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 123 words
A propagation delay control circuit for controlling propagation delays in a semiconductor element comprising: propagation delay means having an adjustable propagation delay; means, independent of said propagation delay means, for continuously detecting the propagation delay in said semiconductor element comprising means for detecting said propagation delay through one or more gates forming an oscillator contained within said semiconductor element and means for measuring the actual frequency of said oscillator, said means for measuring producing an output signal; and means for adjusting said propagation delay of said propagation delay means in response to said output signal of said means for measuring the actual frequency of said oscillator, wherein said oscillator produces a frequency which is solely dependent upon said propagation delay through said gates.
Claim 2
Dependent Claim 123 words
A propagation delay control circuit for controlling propagation delays in a semiconductor element comprising: propagation delay means having an adjustable propagation delay; means, independent of said propagation delay means, for continuously detecting the propagation delay in said semiconductor element comprising means for detecting said propagation delay through one or more gates forming an oscillator contained within said semiconductor element and means for measuring the actual frequency of said oscillator, said means for measuring producing an output signal; and means for adjusting said propagation delay of said propagation delay means in response to said output signal of said means for measuring the actual frequency of said oscillator, wherein said oscillator produces a frequency which is solely dependent upon said propagation delay through said gates.
Claim 3
Dependent Claim 81 words
The circuit as in claim 1 wherein said oscillator comprises: a first inverter having an input lead, and having an output lead serving as said output lead of said oscillator; a second inverter having an input lead connected to said output lead of said first inverter, and having an output lead; and a third inverter having an input lead connected to said output lead of said second inverter, and an output lead connected to said input lead of said first inverter.

References Cited (Backward Citations)

US3622809A Cited
US3735270A Cited
US4330750A Cited
US4539490A Cited
US4504749A Cited
US4494021A Cited
US4623805A Cited
US4737670A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-07-03 1993-01-02 1993-07-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-07-03 1997-01-02 1997-07-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-07-03 2001-01-02 2001-07-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag