Patent US344762A successfully refreshed from Google Patents.
US5576554A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Wafer-scale integrated circuit interconnect structure architecture
Assignee: Peraso Inc
•
Filing: 1993-12-10
•
Granted: 1996-11-19
•
Expires: 2013-12-10
Abstract
Abstract A system for substrate scale integration by interconnecting a large number of separate memory (or other circuit) modules on a semiconductor substrate so as to electrically exclude both defective modules and defective interconnect/power segments, and include operative modules and interconnect/power segments. A set of discretionary connections are associated with each of the separate modules and interconnect/power segments and such connections are made (or broken) after a module or interconnect or power segment is tested. A power supply network is set up by combining operative power segments. A bidirectional bus is set up by combining operative interconnect segments to connect to each operative modules. This bidirectional bus consists of one or more hierarchies for speed, power and yield considerations. Each module is assigned an identity code using discretionary connections.
Inventors
- 👤 Fu-Chieh Hsu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 05:02
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/20; G06F11/202; G06F11/2051; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0653; G06F12/0661; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4072; G06F13/4077; G11; G11C; G11C29/00; G11C29/006; G11C29/04; G11C29/08; G11C29/48; G11C29/70; G11C29/76; G11C29/78; G11C29/80; G11C29/808; G11C29/83; G11C29/832; G11C29/88; H; H04; H04L; H04L25/00; H04L25/02; H04L25/026; H10; H10P; H10P74/00; H10P74/23; H10P74/232; G06F11/2023; G06F11/2028; H10D; H10D89/00
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
166 words
A semiconductor circuit formed at least partly on a semiconductor substrate and comprising: a plurality of circuit blocks fabricated on the substrate, each circuit block having substantially the same size and arranged in a grid which extends along first and second directions, each block comprising a plurality of circuit modules; at least one redundant circuit module in one of the circuit blocks: and interconnect circuitry including signal lines formed on the substrate alongside the circuit blocks for interconnecting each of the circuit blocks, the interconnect circuitry extending to each circuit block and having at least one programmable connection connecting inside each circuit block, wherein the interconnect circuitry comprises a plurality of interconnect segments along at least one of the first and second directions defined by the grid, each segment including signal lines and redundant signal lines, wherein each segment is connected to an in-line probe pad, whereby testing of segments for defects within and between segments can be carried out by probing of the probe pad.
Claim 2
Dependent Claim
166 words
A semiconductor circuit formed at least partly on a semiconductor substrate and comprising: a plurality of circuit blocks fabricated on the substrate, each circuit block having substantially the same size and arranged in a grid which extends along first and second directions, each block comprising a plurality of circuit modules; at least one redundant circuit module in one of the circuit blocks: and interconnect circuitry including signal lines formed on the substrate alongside the circuit blocks for interconnecting each of the circuit blocks, the interconnect circuitry extending to each circuit block and having at least one programmable connection connecting inside each circuit block, wherein the interconnect circuitry comprises a plurality of interconnect segments along at least one of the first and second directions defined by the grid, each segment including signal lines and redundant signal lines, wherein each segment is connected to an in-line probe pad, whereby testing of segments for defects within and between segments can be carried out by probing of the probe pad.
Claim 3
Dependent Claim
153 words
A semiconductor circuit formed at least partly on a semiconductor substrate and comprising: a plurality of circuit blocks fabricated on the substrate, each circuit block having substantially the same size and arranged in a grid and each block comprising a plurality of circuit modules; at least one redundant circuit module in one of the circuit blocks: and interconnect circuitry including signal lines formed on the substrate alongside the circuit blocks for interconnecting each of the circuit blocks, the interconnect circuitry extending to each circuit block and having at least one programmable connection connecting inside each circuit block, wherein each circuit block includes at least one interface circuit having a parallel-to-serial converter circuit for reducing data from an internal bus to packets of data on the signal lines, a serial-to-parallel converter circuit for concatenating packets of data from the signal lines to the internal bus, and a register file for holding addresses and commands.
Claim 4
Dependent Claim
153 words
A semiconductor circuit formed at least partly on a semiconductor substrate and comprising: a plurality of circuit blocks fabricated on the substrate, each circuit block having substantially the same size and arranged in a grid and each block comprising a plurality of circuit modules; at least one redundant circuit module in one of the circuit blocks: and interconnect circuitry including signal lines formed on the substrate alongside the circuit blocks for interconnecting each of the circuit blocks, the interconnect circuitry extending to each circuit block and having at least one programmable connection connecting inside each circuit block, wherein each circuit block includes at least one interface circuit having a parallel-to-serial converter circuit for reducing data from an internal bus to packets of data on the signal lines, a serial-to-parallel converter circuit for concatenating packets of data from the signal lines to the internal bus, and a register file for holding addresses and commands.
Claim 5
Dependent Claim
23 words
The device of claim 2 wherein at least one interface circuit further includes software programmable identification circuitry for further identification of each module.
Claim 6
Dependent Claim
144 words
A semiconductor circuit formed at least partly in a semiconductor substrate comprising: a plurality of circuit blocks fabricated on-the substrate, each circuit block having substantially the same size and arranged in a grid and each block comprising a plurality of circuit modules; at least one redundant circuit module in one of the circuit blocks; and interconnect circuitry including signal lines formed on the substrate for interconnecting each of the circuit blocks, the interconnect circuitry extending to each circuit block and having at least one programmable connection to each circuit-block; wherein each circuit block includes at least one interface circuit having a parallel-to-serial converter circuit for reducing data from an internal bus to packets of data on the signal lines, a serial-to-parallel converter circuit for concatenating packets of data from the signal lines to the internal bus, and a register for holding addresses and commands.
Claim 7
Dependent Claim
144 words
A semiconductor circuit formed at least partly in a semiconductor substrate comprising: a plurality of circuit blocks fabricated on-the substrate, each circuit block having substantially the same size and arranged in a grid and each block comprising a plurality of circuit modules; at least one redundant circuit module in one of the circuit blocks; and interconnect circuitry including signal lines formed on the substrate for interconnecting each of the circuit blocks, the interconnect circuitry extending to each circuit block and having at least one programmable connection to each circuit-block; wherein each circuit block includes at least one interface circuit having a parallel-to-serial converter circuit for reducing data from an internal bus to packets of data on the signal lines, a serial-to-parallel converter circuit for concatenating packets of data from the signal lines to the internal bus, and a register for holding addresses and commands.
References Cited (Backward Citations)
US3585378A
Cited
US3651473A
Cited
US3761879A
Cited
US3849872A
Cited
US3803562A
Cited
US3983537A
Cited
US4038648A
Cited
US4007452A
Cited
US4071887A
Cited
US4092733A
Cited
US4188670A
Cited
US4227045A
Cited
US4319356A
Cited
US4329685A
Cited
US4379327A
Cited
US4407014A
Cited
US4458297A
Cited
US4467400A
Cited
US4494196A
Cited
US4639861A
Cited
JPS59212962A
Cited
US4615017A
Cited
US4605928A
Cited
US4627058A
Cited
US4703436A
Cited
US4646298A
Cited
US4663758A
Cited
EP0178949A2
Cited
US4653050A
Cited
US4630355A
Cited
US4667328A
Cited
US4719621A
Cited
US4847615A
Cited
US4906987A
Cited
US4872137A
Cited
US4866508A
Cited
US4943914A
Cited
US4881232A
Cited
US5133064A
Cited
US4926382A
Cited
US5045725A
Cited
US4943966A
Cited
US5055897A
Cited
US4985895A
Cited
US4984192A
Cited
US5111434A
Cited
US4970724A
Cited
US5077738A
Cited
US4974048A
Cited
EP0389203A2
Cited
US5020020A
Cited
US5111271A
Cited
US4955020A
Cited
US5187779A
Cited
US5077737A
Cited
US5218686A
Cited
US5077596A
Cited
US5128737A
Cited
US5103424A
Cited
US5252507A
Cited
US5261077A
Cited
US5214657A
Cited
US5159273A
Cited
US5204836A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-11-19 | 2000-05-20 | 2000-11-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-11-19 | 2004-05-20 | 2004-11-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-11-19 | 2008-05-20 | 2008-11-19 | $7700.00 | Window Closed / Lapsed |