← Back to Patent Explorer
EP0358501A3 Expired / Lapsed EP ⏱️ 0.0 years remaining

Programmable input/output circuit

Assignee: JFE Steel Corp
•
Filing: 1989-09-07
•
Granted: —
•
Expires: 2009-09-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a programmable input/output circuit which is used in a programmable integrated circuit, for interfacing between an external circuit and an internal logic circuit, both disposed exterioly and interiorly of said integrated circuit, an input/output terminal(40) connected to a bus of the internal logic circuitg and a tri-state input buffer (44, 48) are provided, and hereby assured that an external input signal is transmitted to either of the input/output terminal and an ordinary input terminal(42) by switching the status of the tri-state input buffer. In a programmable logic device, which incorporates said input/output circuit, a tri-state buffer(106) is provided between an input/output circuit block(80) and a wiring element(102), and hereby a driving capability of the wiring element used as a bus line is increased.

Inventors

  • 👤 Keiichi Kawana

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-31 10:11
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; H03K19/17744; H03K19/0175; H03K19/01759; H03K19/17704; H03K19/17708; H03K19/17716; H03K19/1778; H03K19/17792

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

EP0192875A2 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag