US5883850A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic array integrated circuits
Assignee: Altera Corp
•
Filing: 1996-06-18
•
Granted: 1999-03-16
•
Expires: 2016-06-18
Abstract
Abstract A programmable logic array integrated circuit has a number of programmable logic modules which are grouped together in a plurality of logic array blocks ("LABs"). The LABs are arranged on the circuit in a two dimensional array. A conductor network is provided for interconnecting any logic module with any other logic module. In addition, adjacent or nearby logic modules are connectable to one another for such special purposes as providing a carry chain between logic modules and/or for connecting two or more modules together to provide more complex logic functions without having to make use of the general interconnection network. Another network of so-called fast or universal conductors is provided for distributing widely used logic signals such as clock and clear signals throughout the circuit. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors.
Inventors
- 👤 Fung Fung Lee
- 👤 Richard G. Cliff
- 👤 L. Todd Cope
- 👤 Cameron R. McClintock
- 👤 William Leong
- 👤 James A. Watson
- 👤 Joseph Huang
- 👤 Bahram Ahanin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 10:07
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; G; G11; G11C; G11C8/00; G11C8/12; H03K19/1733; H03K19/1737; H03K19/17704; H03K19/17724; H03K19/17728
Claims Analysis
Total Claims: 32
Claim 1
Independent Claim
186 words
A programmable logic device organized as a two-dimensional array of cells comprising: a first plurality of signal conductors, each of which extends along a first dimension of said two-dimensional array, said first plurality of signal conductors providing interconnections within said programmable logic device; a second plurality of signal conductors, each of which extends along a second dimension of said two-dimensional array, said second plurality of conductors programmably coupled to said first plurality of conductors, said second plurality of signal conductors also providing interconnections within said programmable logic device; a plurality of logic array blocks programmably coupled to at least one of said first or second plurality of signal conductors, each logic array block comprising a plurality of logic elements to implement logic functions, and a plurality of routing elements, each routing element coupling an output signal from said logic array block; and a plurality of output conductors to provide connections between said plurality of logic array blocks and output pins of said programmable logic device, said plurality of output conductors programmably coupling said plurality of routing elements to said output pins of said programmable logic device.
Claim 2
Dependent Claim
186 words
A programmable logic device organized as a two-dimensional array of cells comprising: a first plurality of signal conductors, each of which extends along a first dimension of said two-dimensional array, said first plurality of signal conductors providing interconnections within said programmable logic device; a second plurality of signal conductors, each of which extends along a second dimension of said two-dimensional array, said second plurality of conductors programmably coupled to said first plurality of conductors, said second plurality of signal conductors also providing interconnections within said programmable logic device; a plurality of logic array blocks programmably coupled to at least one of said first or second plurality of signal conductors, each logic array block comprising a plurality of logic elements to implement logic functions, and a plurality of routing elements, each routing element coupling an output signal from said logic array block; and a plurality of output conductors to provide connections between said plurality of logic array blocks and output pins of said programmable logic device, said plurality of output conductors programmably coupling said plurality of routing elements to said output pins of said programmable logic device.
Claim 3
Dependent Claim
17 words
The programmable logic device of claim 1 wherein said logic elements comprise a plurality of look-up tables.
Claim 4
Dependent Claim
20 words
The programmable logic device of claim 2 wherein data in said look-up tables is stored in static random access memory.
Claim 5
Dependent Claim
137 words
A programmable logic device comprising: a plurality of logic array blocks (LABs) having inputs and outputs, each LAB comprising a plurality of logic elements to implement logic functions such that said outputs of said LAB represent logical functions of its inputs, and a plurality of routing elements coupled to said outputs of said LAB; and an interconnect structure comprising a plurality of signal conductors to provide interconnections within said programmable logic device, said plurality of signal conductors routing selective ones of outputs of said plurality of LABs to selected inputs of said plurality of LABs, and a plurality of output conductors to provide connections between said Plurality of LABs and output pins of said programmable logic device, said plurality of output conductors coupled to said plurality of routing elements and output pins of said programmable logic device.
Claim 6
Dependent Claim
137 words
A programmable logic device comprising: a plurality of logic array blocks (LABs) having inputs and outputs, each LAB comprising a plurality of logic elements to implement logic functions such that said outputs of said LAB represent logical functions of its inputs, and a plurality of routing elements coupled to said outputs of said LAB; and an interconnect structure comprising a plurality of signal conductors to provide interconnections within said programmable logic device, said plurality of signal conductors routing selective ones of outputs of said plurality of LABs to selected inputs of said plurality of LABs, and a plurality of output conductors to provide connections between said Plurality of LABs and output pins of said programmable logic device, said plurality of output conductors coupled to said plurality of routing elements and output pins of said programmable logic device.
Claim 7
Dependent Claim
32 words
The programmable logic device of claim 4 wherein said output conductors directly couple at least one of said routing elements to at least one selected output pin of said programmable logic device.
Claim 8
Dependent Claim
16 words
The programmable logic device of claim 4 wherein said LABs comprise a plurality of look-up tables.
Claim 9
Dependent Claim
20 words
the programmable logic device of claim 6 wherein data in said look-up tables is stored in static random access memory.
Claim 10
Independent Claim
190 words
A method in a programmable logic device of routing signals to device output pins comprising: providing a first plurality of signal conductors, each of which extends along a first dimension of said two-dimensional array, said first plurality of signal conductors providing interconnections within said programmable logic device; providing a second plurality of signal conductors, each of which extends along a second dimension of said two-dimensional array, said second plurality of conductors programmably coupled to said first plurality of conductors, said second plurality of signal conductors also providing interconnections within said programmable logic device; providing a plurality of logic array blocks programmably coupled to at least one of said first or second plurality of signal conductors, each logic array block comprising a plurality of logic elements to implement logic functions and a plurality of routing elements for transferring output signals from said logic array block; providing a plurality of output conductors to provide connections between said plurality of logic array blocks and said device output pin; and programmably coupling selective ones of said plurality of routing elements to selected device output pins through corresponding ones of said plurality of output conductors.
Claim 11
Independent Claim
190 words
A method in a programmable logic device of routing signals to device output pins comprising: providing a first plurality of signal conductors, each of which extends along a first dimension of said two-dimensional array, said first plurality of signal conductors providing interconnections within said programmable logic device; providing a second plurality of signal conductors, each of which extends along a second dimension of said two-dimensional array, said second plurality of conductors programmably coupled to said first plurality of conductors, said second plurality of signal conductors also providing interconnections within said programmable logic device; providing a plurality of logic array blocks programmably coupled to at least one of said first or second plurality of signal conductors, each logic array block comprising a plurality of logic elements to implement logic functions and a plurality of routing elements for transferring output signals from said logic array block; providing a plurality of output conductors to provide connections between said plurality of logic array blocks and said device output pin; and programmably coupling selective ones of said plurality of routing elements to selected device output pins through corresponding ones of said plurality of output conductors.
Claim 12
Dependent Claim
156 words
A programmable logic device organized as a two-dimensional array of cells comprising: a first plurality of conductors, each of which extends along a first dimension of said two dimensional array, said first plurality of conductors providing interconnections within said programmable logic device; a second plurality of conductors, each of which extends along a second dimension of said two dimensional array, said second plurality of conductors programmably coupled to said first plurality of conductors, said second plurality of conductors also providing interconnections within said programmable logic device; a plurality of dedicated logic blocks programmably coupled to at least one of said first or second plurality of conductors, each dedicated logic block comprising a plurality of programmable logic elements for performing logic functions; and a plurality of dedicated memory blocks programmably coupled to at least one of said first or second plurality of conductors, each dedicated memory block comprising a block of user memory having a programmable width.
Claim 13
Dependent Claim
156 words
A programmable logic device organized as a two-dimensional array of cells comprising: a first plurality of conductors, each of which extends along a first dimension of said two dimensional array, said first plurality of conductors providing interconnections within said programmable logic device; a second plurality of conductors, each of which extends along a second dimension of said two dimensional array, said second plurality of conductors programmably coupled to said first plurality of conductors, said second plurality of conductors also providing interconnections within said programmable logic device; a plurality of dedicated logic blocks programmably coupled to at least one of said first or second plurality of conductors, each dedicated logic block comprising a plurality of programmable logic elements for performing logic functions; and a plurality of dedicated memory blocks programmably coupled to at least one of said first or second plurality of conductors, each dedicated memory block comprising a block of user memory having a programmable width.
Claim 14
Dependent Claim
37 words
The programmable logic array device of claim 9 wherein each of said plurality of dedicated memory blocks further comprises: a data programming register coupled to memory columns; and a programming address register coupled to a control unit.
Claim 15
Dependent Claim
213 words
A programmable logic device organized as a two-dimensional array of cells comprising: a first plurality of signal conductors, each of which extends along a first dimension of said two-dimensional array, said first plurality of signal conductors providing interconnections within said programmable logic device; a second plurality of signal conductors, each of which extends along a second dimension of said two-dimensional array, said second plurality of conductors programmably coupled to said first plurality of conductors, said second plurality of signal conductors also providing interconnections within said programmable logic device; a plurality of dedicated memory blocks, each dedicated memory block comprising a plurality of memory columns and a control unit coupling said first plurality of signal conductors to said plurality of memory columns; a plurality of logic blocks programmably coupled to at least one of said first or second plurality of signal conductors, each logic block comprising a plurality of logic elements to implement logic functions, and a plurality of routing elements to couple output signals from said logic block; and a plurality of output conductors to provide connections between said plurality of logic blocks and output pins of said programmable logic device, each output conductor programmably coupling one of said plurality of routing elements to a corresponding output pin of said programmable logic device.
Claim 16
Dependent Claim
213 words
A programmable logic device organized as a two-dimensional array of cells comprising: a first plurality of signal conductors, each of which extends along a first dimension of said two-dimensional array, said first plurality of signal conductors providing interconnections within said programmable logic device; a second plurality of signal conductors, each of which extends along a second dimension of said two-dimensional array, said second plurality of conductors programmably coupled to said first plurality of conductors, said second plurality of signal conductors also providing interconnections within said programmable logic device; a plurality of dedicated memory blocks, each dedicated memory block comprising a plurality of memory columns and a control unit coupling said first plurality of signal conductors to said plurality of memory columns; a plurality of logic blocks programmably coupled to at least one of said first or second plurality of signal conductors, each logic block comprising a plurality of logic elements to implement logic functions, and a plurality of routing elements to couple output signals from said logic block; and a plurality of output conductors to provide connections between said plurality of logic blocks and output pins of said programmable logic device, each output conductor programmably coupling one of said plurality of routing elements to a corresponding output pin of said programmable logic device.
Claim 17
Dependent Claim
17 words
The programmable logic device of claim 11 wherein said logic elements comprise a plurality of look-up tables.
Claim 18
Dependent Claim
20 words
The programmable logic device of claim 12 wherein data in said look-up tables is stored in static random access memory.
Claim 19
Dependent Claim
28 words
The programmable logic device of claim 1 wherein the first and second pluralities of signal conductors are general interconnect conductors and the output conductors are dedicated output conductors.
Claim 20
Dependent Claim
33 words
The programmable logic device of claim 1 wherein the output conductors include conductors that extend along said first dimension and conductors that extend along said second dimension of said two-dimensional array of cells.
Claim 21
Dependent Claim
39 words
The programmable logic device of claim 1 further comprising: a local interconnect structure within each of said plurality of logic array blocks, said local interconnect structure coupling said logic elements and said routing elements within said logic array block.
Claim 22
Dependent Claim
34 words
The programmable logic device of claim 4 wherein the dedicated output conductors include conductors that extend along said first dimension and conductors that extend along said second dimension of said two-dimensional array of cells.
Claim 23
Dependent Claim
39 words
The programmable logic device of claim 4 further comprising: a local interconnect structure within each of said plurality of logic array blocks, said local interconnect structure coupling said logic elements and said routing elements within said logic array block.
Claim 24
Dependent Claim
85 words
A programmable logic device organized as a two-dimensional array of cells comprising: a plurality of signal conductors to provide interconnections within said programmable logic device; a plurality of logic array blocks programmably coupled to said plurality of signal conductors, each logic array block including a plurality of routing elements, each routing element programmably coupling an output of said logic array block; and a plurality of output conductors to provide connections between said plurality of logic array blocks and output pins of said programmable logic device.
Claim 25
Dependent Claim
85 words
A programmable logic device organized as a two-dimensional array of cells comprising: a plurality of signal conductors to provide interconnections within said programmable logic device; a plurality of logic array blocks programmably coupled to said plurality of signal conductors, each logic array block including a plurality of routing elements, each routing element programmably coupling an output of said logic array block; and a plurality of output conductors to provide connections between said plurality of logic array blocks and output pins of said programmable logic device.
Claim 26
Dependent Claim
50 words
The programmable logic device of claim 19 wherein said plurality of output conductors extends along a dimension of said two dimensional array, and wherein each of said plurality of output conductors is coupled to a selected one of said pluralities of routing elements from said pluralities of logic array blocks.
Claim 27
Dependent Claim
22 words
The programmable logic device of claim 19 wherein each of said routing elements comprises: a buffer for driving a selected output conductor.
Claim 28
Dependent Claim
23 words
The programmable logic device of claim 19 wherein said plurality of output conductors further programmably couples to said plurality of logic array blocks.
Claim 29
Dependent Claim
22 words
The programmable logic device of claim 19 wherein said plurality of output conductors further programmably couples to said plurality of signal conductors.
Claim 30
Dependent Claim
37 words
The programmable logic device of claim 19 wherein said plurality of logic array blocks is partitioned into mutually exclusive groups, wherein each group couples to at least one associated output conductor of said plurality of output conductors.
Claim 31
Dependent Claim
37 words
The programmable logic device of claim 19 further comprising: a plurality of local conductors to directly couple selected ones of said plurality of logic array blocks to selected other ones of said plurality of logic array blocks.
Claim 32
Dependent Claim
36 words
The programmable logic device of claim 19 further comprising: at least one universal fast conductors coupled to each of said plurality of logic array blocks to couple global signals to said plurality of logic array blocks.
References Cited (Backward Citations)
US3473160A
Cited
GB1444084A
Cited
US4124899A
Cited
US4124899B1
Cited
US4398267A
Cited
US4870302A
Cited
US4642487A
Cited
US4758985A
Cited
US4706216A
Cited
US4963768A
Cited
US4689654A
Cited
US4831591A
Cited
US4745579A
Cited
US4873459A
Cited
US4873459B1
Cited
US4758745B1
Cited
US4758745A
Cited
US4786904A
Cited
US4855619A
Cited
US4963770A
Cited
US4847612A
Cited
US4970410A
Cited
US5023484A
Cited
US4879481A
Cited
US4937475A
Cited
US4937475B1
Cited
US5003200A
Cited
US4912345A
Cited
US5089993A
Cited
US5128559A
Cited
US5089993B1
Cited
US5027011A
Cited
US5144166A
Cited
US5122685A
Cited
US5329180A
Cited
US5260610A
Cited
US5550782A
Cited
US5258668A
Cited
US5311080A
Cited
WO1995016993A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-15 | 2002-09-14 | 2003-03-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-15 | 2006-09-14 | 2007-03-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-15 | 2010-09-14 | 2011-03-16 | $7700.00 | Window Closed / Lapsed |