US7312134B2
Active / In Force
US
⏱️ 0.5 years remaining
Dual stressed SOI substrates
Assignee: GlobalFoundries Inc
•
Filing: 2007-04-27
•
Granted: 2007-12-25
•
Expires: 2027-04-27
Abstract
Abstract The present invention provides a strained-Si structure, in which the nFET regions of the structure are strained in tension and the pFET regions of the structure are strained in compression. Broadly the strained-Si structure comprises a substrate; a first layered stack atop the substrate, the first layered stack comprising a compressive dielectric layer atop the substrate and a first semiconducting layer atop the compressive dielectric layer, wherein the compressive dielectric layer transfers tensile stresses to the first semiconducting layer; and a second layered stack atop the substrate, the second layered stack comprising an tensile dielectric layer atop the substrate and a second semiconducting layer atop the tensile dielectric layer, wherein the tensile dielectric layer transfers compressive stresses to the second semiconducting layer. The tensile dielectric layer and the compressive dielectric layer preferably comprise nitride, such as Si 3 N 4 .
Inventors
- 👤 Dureseti Chidambarrao
- 👤 Omer H. Dokumaci
- 👤 Bruce B. Doris
- 👤 Oleg Gluschenkov
- 👤 Huilong Zhu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 20:05
CPC Classifications
H; H10; H10D; H10D86/00; H10D86/01; H10D30/00; H10D30/60; H10D30/791; H10D30/792; H10D86/201; Y; Y10; Y10S; Y10S438/00; Y10S438/938
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
252 words
A method of forming a substrate comprising: providing an initial structure comprising a Si-containing substrate having a tensile dielectric positioned on a first surface of said Si-containing substrate and a compressive dielectric positioned on a second surface of said Si-containing substrate, said tensile dielectric and said compressive dielectric separated by an insulating material; removing said insulating material to expose a portion of said Si-containing substrate between said first surface and said second surface of said Si-containing substrate; recessing said Si-containing substrate from said first and said second surface of said Si-containing substrate to provide recessed portions of said Si-containing substrate adjacent said first surface of said substrate and said second surface of said substrate; forming an oxide positioned on recessed portions of said Si-containing substrate, said oxide being coplanar to an upper surface of said compressive layer and said tensile layer to provide a planar top surface; bonding a wafer to said planar top surface; implanting said Si-containing substrate to provide a damaged interface; separating said Si-containing substrate about said damaged interface, wherein a damaged surface of said Si-containing substrate remains; planarizing said damaged surface of said Si-containing substrate stopping on a surface of said oxide on said recessed portions of said Si-containing substrate, wherein planarizing said Si-containing substrate to said oxide produces a semiconducting layer atop said tensile material and said compressive material; and removing said oxide, wherein said tensile dielectric transfers a compressive stress to said semiconducting layer and said compressive dielectric transfers a tensile stress to said semiconducting layer.
Claim 2
Independent Claim
252 words
A method of forming a substrate comprising: providing an initial structure comprising a Si-containing substrate having a tensile dielectric positioned on a first surface of said Si-containing substrate and a compressive dielectric positioned on a second surface of said Si-containing substrate, said tensile dielectric and said compressive dielectric separated by an insulating material; removing said insulating material to expose a portion of said Si-containing substrate between said first surface and said second surface of said Si-containing substrate; recessing said Si-containing substrate from said first and said second surface of said Si-containing substrate to provide recessed portions of said Si-containing substrate adjacent said first surface of said substrate and said second surface of said substrate; forming an oxide positioned on recessed portions of said Si-containing substrate, said oxide being coplanar to an upper surface of said compressive layer and said tensile layer to provide a planar top surface; bonding a wafer to said planar top surface; implanting said Si-containing substrate to provide a damaged interface; separating said Si-containing substrate about said damaged interface, wherein a damaged surface of said Si-containing substrate remains; planarizing said damaged surface of said Si-containing substrate stopping on a surface of said oxide on said recessed portions of said Si-containing substrate, wherein planarizing said Si-containing substrate to said oxide produces a semiconducting layer atop said tensile material and said compressive material; and removing said oxide, wherein said tensile dielectric transfers a compressive stress to said semiconducting layer and said compressive dielectric transfers a tensile stress to said semiconducting layer.
Claim 3
Dependent Claim
83 words
The method of claim 1 wherein providing said initial structure comprises: providing a layer of said insulating material atop said Si-containing substrate; removing a portion of said layer of insulating material to expose said first surface of said Si-containing substrate and a second portion of said layer of insulating material to expose said second surface of said Si-containing substrate; and forming said tensile dielectric atop said first surface of said Si-containing substrate and said compressive dielectric atop second surface of said Si-containing substrate.
Claim 4
Dependent Claim
69 words
The method of claim 2 wherein said forming said compressive dielectric comprises chemical vapor deposition of Si 3 N 4 , wherein conditions of said chemical vapor deposition provide an intrinsic compressive stress within said compressive dielectric and said forming said tensile dielectric comprises chemical vapor deposition of Si 3 N 4 , wherein conditions of said chemical vapor deposition provide a intrinsic tensile stress within said tensile dielectric.
Claim 5
Dependent Claim
86 words
The method of claim 3 wherein said conditions of said chemical vapor deposition to provide said compressive dielectric comprise a low frequency power on the order of about 500 to about 1,500 W, a high frequency power on the order of about 250 to about 500 W, a silane flow rate on the order of about 800 to about 2,000 sccm, an NH 3 flow rate on the order of about 6,000 to about 10,000 sccm, and a deposition pressure of about 10 Torr or less.
Claim 6
Dependent Claim
83 words
The method of claim 3 wherein said conditions of said chemical vapor deposition to provide said tensile dielectric comprise a low frequency power on the order of about 0 to about 100 W, a high frequency power on the order of about 200 to about 600 W, a silane flow rate of about 50 to about 200 sccm, an NH 3 flow rate on the order of about 1,500 to about 3,000 scorn, and a deposition pressure of about 15 Torr or less.
Claim 7
Dependent Claim
55 words
The method of claim 2 further comprising: forming polysilicon caps atop said compressive dielectric and said tensile dielectric prior to removing said insulating material; and removing said polysilicon caps atop said compressive layer and said tensile layer after removing said insulating material, wherein said polysilicon caps maintain stress within said compressive layer and tensile layer.
Claim 8
Dependent Claim
30 words
The method of claim 1 further comprising implanting said compressive dielectric with Ge ions, wherein said implanting converts intrinsic compressive stress within said compressive dielectric to an intrinsic tensile stress.
Claim 9
Dependent Claim
28 words
The method of claim 7 wherein said Ge ions are implanted at a concentration ranging from about 5×10 14 atoms/cm 2 to about 1×10 16 atoms/cm 2 .
Claim 10
Dependent Claim
41 words
The method of claim 1 wherein said compressive dielectric comprises an intrinsic compressive stress ranging from about 1000 MPa to about 2600 MPa and said tensile dielectric comprises an intrinsic tensile stress ranging from about 1000 MPa to about 2200 MPa.
Claim 11
Dependent Claim
55 words
The method of claim 1 wherein said compressive dielectric transfers said tensile stress ranging from about 100 MPa to about 300 MPa to said semiconducting layer overlying said compressive dielectric and said tensile dielectric transfers said compressive stress ranging from about 100 MPa to about 300 MPa to said semiconducting layer overlying said dielectric layer.
References Cited (Backward Citations)
US3602841A
Cited
US4317125A
Cited
US4853076A
Cited
US4665415A
Cited
US4855245A
Cited
US4958213A
Cited
US5565697A
Cited
US5459346A
Cited
US5006913A
Cited
US5108843A
Cited
US4952524A
Cited
US5013681A
Cited
US5310446A
Cited
US5060030A
Cited
US5218213A
Cited
US5081513A
Cited
US5471948A
Cited
US5371399A
Cited
US5134085A
Cited
US5391510A
Cited
US5946559A
Cited
US5840593A
Cited
US5354695A
Cited
US6008126A
Cited
US5571741A
Cited
US5592007A
Cited
US5592018A
Cited
US5268326A
Cited
US5234535A
Cited
US5561302A
Cited
US5683934A
Cited
US5444014A
Cited
US5670387A
Cited
US5679965A
Cited
US5670798A
Cited
US6046464A
Cited
US5557122A
Cited
US6403975B1
Cited
US5880040A
Cited
US5861651A
Cited
US6246095B1
Cited
US5940736A
Cited
US6261964B1
Cited
US6025280A
Cited
US5960297A
Cited
US6133071A
Cited
US6066545A
Cited
US20010009784A1
Cited
US6107143A
Cited
US6165383A
Cited
US6361885B1
Cited
US5989978A
Cited
US6090684A
Cited
US6319794B1
Cited
US6521964B1
Cited
US6509618B2
Cited
US6506652B2
Cited
US6117722A
Cited
US6255169B1
Cited
US6284626B1
Cited
US20020090791A1
Cited
US6362082B1
Cited
US6281532B1
Cited
US6228694B1
Cited
US20020074598A1
Cited
US6406973B1
Cited
US6274444B1
Cited
US6284623B1
Cited
US6476462B2
Cited
US6221735B1
Cited
US6531369B1
Cited
US6368931B1
Cited
US6493497B1
Cited
US6501121B1
Cited
US20040029323A1
Cited
US20020086472A1
Cited
US20020086497A1
Cited
US6265317B1
Cited
US6403486B1
Cited
US6531740B2
Cited
US6498358B1
Cited
US20030032261A1
Cited
US20030040158A1
Cited
US20030057184A1
Cited
US20030067035A1
Cited
US6884667B1
Cited
US6878611B2
Cited
US20070010048A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2010-12-24 | 2011-06-25 | 2011-12-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2014-12-24 | 2015-06-25 | 2015-12-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2018-12-24 | 2019-06-25 | 2019-12-25 | $7700.00 | Window Closed / Lapsed |