§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US6506652B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Method of recessing spacers to improved salicide resistance on polysilicon gates

Assignee: Intel Corp
•
Filing: 1999-12-09
•
Granted: 2003-01-14
•
Expires: 2019-12-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and device for improved salicide resistance in polysilicon gates under 0.20 μm. The several embodiments of the invention provide for formation of gate electrode structures with recessed and partially recessed spacers. One embodiment, provides a gate electrode structure with recessed thick inner spacers and thick outer spacers. Another embodiment provides a gate electrode structure with recessed thin inner spacers and recessed thick outer spacers. Another embodiment provides a gate electrode structure with thin inner spacers and partially recessed outer spacers. Another embodiment provides a gate electrode structure with two spacer stacks. The outermost spacer stack with recessed thin inner spacers and recessed thick outer spacers. The inner spacer stack with thin inner spacers and thin outer spacers. Another embodiment provides a gate electrode structure with two spacer stacks. The outermost spacer stack with recessed thin inner spacers and recessed thick outer spacers. The inner spacer stack with recessed thin inner spacers and recessed thin outer spacers.

Inventors

  • 👤 Chia-Hong Jan
  • 👤 Julie A. Tsai
  • 👤 Simon Yang
  • 👤 Tahir Ghani
  • 👤 Kevin A. Whitehill
  • 👤 Steven J. Keating
  • 👤 Alan Myers

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 21:11
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0212; H10P; H10P10/00; H10D30/0223; H10D64/00; H10D64/01; H10D64/013; H10D64/01302; H10D64/01304; H10D64/01306; H10D64/01308; H10D64/0131; H10D64/60; H10D64/66; H10D64/661; H10D64/662; H10D64/663; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0135; H10D84/014; H10D84/02; H10D84/03; H10D84/038; Y; Y10; Y10S; Y10S257/00; Y10S257/90

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 158 words
A method comprising: providing a substrate with an insulative layer formed thereon; forming a gate layer on said insulative layer; forming a thin first spacer layer with a first thickness on said gate layer and said substrate; forming a thick second spacer layer with a second thickness on said thin first spacer layer; removing a portion of said thick second spacer layer to form thick second spacers, maintaining said second thickness; recessing said thick second spacers deeper than a surface level of said gate layer, said thick second spacers having a flat top; removing a portion of said thin first spacer layer to form recessed thin first spacers, exposing sidewalls of said gate layer; depositing a reactant layer on said gate layer; annealing said reactant layer and said gate layer to form a conductive layer, such that upper surface of said gate layer becomes level with said flat top; and removing an unreacted portion of said reactant layer.
Claim 2
Independent Claim 158 words
A method comprising: providing a substrate with an insulative layer formed thereon; forming a gate layer on said insulative layer; forming a thin first spacer layer with a first thickness on said gate layer and said substrate; forming a thick second spacer layer with a second thickness on said thin first spacer layer; removing a portion of said thick second spacer layer to form thick second spacers, maintaining said second thickness; recessing said thick second spacers deeper than a surface level of said gate layer, said thick second spacers having a flat top; removing a portion of said thin first spacer layer to form recessed thin first spacers, exposing sidewalls of said gate layer; depositing a reactant layer on said gate layer; annealing said reactant layer and said gate layer to form a conductive layer, such that upper surface of said gate layer becomes level with said flat top; and removing an unreacted portion of said reactant layer.
Claim 3
Dependent Claim 12 words
The method of claim 1 wherein said insulative layer comprises an oxide.
Claim 4
Dependent Claim 12 words
The method of claim 1 wherein said gate layer comprises a polysilicon.
Claim 5
Dependent Claim 12 words
The method of claim 1 wherein said reactant layer comprises a metal.
Claim 6
Dependent Claim 13 words
The method of claim 1 wherein said thin first spacer comprises an oxide.
Claim 7
Dependent Claim 14 words
The method of claim 1 wherein said thick second spacer layer comprises a nitride.
Claim 8
Dependent Claim 12 words
The method of claim 1 wherein said conductive layer comprises a polycide.
Claim 9
Dependent Claim 11 words
The method of claim 1 wherein said reactant layer comprises titanium.
Claim 10
Dependent Claim 15 words
The method of claim 1 wherein said conductive layer comprises titanium salicide (TiSi 2 ).

References Cited (Backward Citations)

US4716131A Cited
US4912061A Cited
US4876213A Cited
US5573965A Cited
US5739573A Cited
US5726479A Cited
US5783475A Cited
US5696012A Cited
US5841168A Cited
US5882973A Cited
US5783479A Cited
US6013569A Cited
US6048784A Cited
US5920783A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2006-01-13 2006-07-15 2007-01-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2010-01-13 2010-07-15 2011-01-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2014-01-13 2014-07-15 2015-01-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag