§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US5745323A Expired / Lapsed US ⏱️ 0.0 years remaining

Electrostatic discharge protection circuit for protecting CMOS transistors on integrated circuit processes

Assignee: Analog Devices Inc
•
Filing: 1995-06-30
•
Granted: 1998-04-28
•
Expires: 2015-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An apparatus and method for protecting semiconductor switching devices from damage due to electrostatic discharge is provided. The apparatus detects the occurrence of an ESD event, and turns the switching circuit to an operating state in which electrostatic charge is dissipated through the switching circuit. In embodiments of the invention, the switching circuit is a CMOS inverter circuit and the apparatus includes a PMOS transistor that upon occurrence of an ESD event couples an output of the inverter circuit to ground to discharge the electrostatic charge.

Inventors

  • 👤 Stephen T. English
  • 👤 Edward L. Wolfe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 06:39
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00315

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 542 words
An integrated circuit having ESD protection, the integrated circuit comprising: first and second signal inputs; a control input: an output; a switching circuit, having an on state in which the output of the integrated circuit is coupled to the second signal input of the integrated circuit, the switching circuit responsive to a control signal at the control input for activating the on state of the switching circuit, wherein the switching circuit is a tri-state inverter circuit, having a second control input, including: a PMOS transistor having a gate coupled to the second control input of the switching circuit, a drain coupled to the output of the integrated circuit, and a source coupled to the first signal input of the integrated circuit; and an NMOS transistor having a drain coupled to the output of the integrated circuit, a gate coupled to the control input of the integrated circuit and a source coupled to the second signal input of the integrated circuit; a protection circuit having a first input, a control input coupled to the switching circuit to detect an electrostatic discharge, and an output coupled to the control input of the integrated circuit that provides the control signal to the switching circuit to turn the switching circuit to the on state when an electrostatic discharge is detected, wherein the protection circuit includes a PMOS transistor having a gate, drain, and source coupled respectively to the control input, the output, and the first input of the protection circuit; a resistor connected to the control input of the protection circuit and the first signal input of the integrated circuit, wherein the first input of the protection circuit is coupled to the first signal input of the integrated circuit, such that the resistor is disposed between the first input and the control input of the protection circuit, and wherein the protection circuit provides the control signal upon detection of a voltage across the resistor; a capacitor, having a first terminal coupled to the control input of the protection circuit and having a second terminal coupled to the second signal input of the integrated circuit; a reset circuit having a first input coupled to the first signal input of the integrated circuit, a second input coupled to the control input of the protection circuit, and a reset input for receiving a reset signal, the reset circuit being responsive to the reset signal for coupling the first signal input of the integrated circuit to the control input of the protection circuit, wherein the reset circuit includes a PMOS transistor having a gate, source, and drain coupled respectively to the reset input, the first input, and the second input of the reset circuit; a complementary capacitor having a first terminal, and a second terminal coupled to the source of the PMOS transistor of the tri-state inverter circuit; a complementary resistor coupled between the first terminal of the complementary capacitor and the source of the NMOS transistor of the tri-state inverter circuit; and a complementary protection circuit having a control input coupled to the first terminal of the capacitor, an output coupled to the gate of the PMOS transistor of the tri-state inverter circuit and an input coupled to the source of the NMOS transistor of the tri-state inverter circuit.
Claim 2
Dependent Claim 542 words
An integrated circuit having ESD protection, the integrated circuit comprising: first and second signal inputs; a control input: an output; a switching circuit, having an on state in which the output of the integrated circuit is coupled to the second signal input of the integrated circuit, the switching circuit responsive to a control signal at the control input for activating the on state of the switching circuit, wherein the switching circuit is a tri-state inverter circuit, having a second control input, including: a PMOS transistor having a gate coupled to the second control input of the switching circuit, a drain coupled to the output of the integrated circuit, and a source coupled to the first signal input of the integrated circuit; and an NMOS transistor having a drain coupled to the output of the integrated circuit, a gate coupled to the control input of the integrated circuit and a source coupled to the second signal input of the integrated circuit; a protection circuit having a first input, a control input coupled to the switching circuit to detect an electrostatic discharge, and an output coupled to the control input of the integrated circuit that provides the control signal to the switching circuit to turn the switching circuit to the on state when an electrostatic discharge is detected, wherein the protection circuit includes a PMOS transistor having a gate, drain, and source coupled respectively to the control input, the output, and the first input of the protection circuit; a resistor connected to the control input of the protection circuit and the first signal input of the integrated circuit, wherein the first input of the protection circuit is coupled to the first signal input of the integrated circuit, such that the resistor is disposed between the first input and the control input of the protection circuit, and wherein the protection circuit provides the control signal upon detection of a voltage across the resistor; a capacitor, having a first terminal coupled to the control input of the protection circuit and having a second terminal coupled to the second signal input of the integrated circuit; a reset circuit having a first input coupled to the first signal input of the integrated circuit, a second input coupled to the control input of the protection circuit, and a reset input for receiving a reset signal, the reset circuit being responsive to the reset signal for coupling the first signal input of the integrated circuit to the control input of the protection circuit, wherein the reset circuit includes a PMOS transistor having a gate, source, and drain coupled respectively to the reset input, the first input, and the second input of the reset circuit; a complementary capacitor having a first terminal, and a second terminal coupled to the source of the PMOS transistor of the tri-state inverter circuit; a complementary resistor coupled between the first terminal of the complementary capacitor and the source of the NMOS transistor of the tri-state inverter circuit; and a complementary protection circuit having a control input coupled to the first terminal of the capacitor, an output coupled to the gate of the PMOS transistor of the tri-state inverter circuit and an input coupled to the source of the NMOS transistor of the tri-state inverter circuit.
Claim 3
Dependent Claim 37 words
The integrated circuit of claim 1, wherein the complementary protection circuit includes an NMOS transistor having a gate, source, and drain coupled respectively to the control input, the input, and the output of the complementary protection circuit.
Claim 4
Independent Claim 194 words
A method for protecting a switching circuit from electrostatic discharge, the switching circuit having an output, first and second control inputs, and first and second signal inputs, the switching circuit responsive to a first control signal at the control input for activating a first state of the switching circuit in which the output is coupled to the second signal input, the switching circuit responsive to a second control signal at the second control input for activating a second state of the switching circuit in which the output is coupled to the first signal input, the electrostatic discharge being applied between the output and the second signal input of the transistor circuit, the method comprising steps of: detecting when an electrostatic discharge occurs; and when an electrostatic discharge occurs, providing the first control signal to the first control input of the switching circuit to activate the first state of the switching circuit and providing the second control signal to the second control input of the switching circuit to activate the second state of the switching circuit, such that the first input of the switching circuit is coupled to the second input of the switching circuit.
Claim 5
Independent Claim 194 words
A method for protecting a switching circuit from electrostatic discharge, the switching circuit having an output, first and second control inputs, and first and second signal inputs, the switching circuit responsive to a first control signal at the control input for activating a first state of the switching circuit in which the output is coupled to the second signal input, the switching circuit responsive to a second control signal at the second control input for activating a second state of the switching circuit in which the output is coupled to the first signal input, the electrostatic discharge being applied between the output and the second signal input of the transistor circuit, the method comprising steps of: detecting when an electrostatic discharge occurs; and when an electrostatic discharge occurs, providing the first control signal to the first control input of the switching circuit to activate the first state of the switching circuit and providing the second control signal to the second control input of the switching circuit to activate the second state of the switching circuit, such that the first input of the switching circuit is coupled to the second input of the switching circuit.
Claim 6
Dependent Claim 61 words
The method of claim 3, wherein the switching circuit comprises an NMOS transistor having a gate, drain, and source respectively corresponding to the first control input, the output, and the second input of the switching circuit, and wherein the step of detecting an electrostatic discharge includes detecting an electrostatic discharge applied across the drain and the source of the NMOS transistor.
Claim 7
Dependent Claim 17 words
The method of claim 4, further comprising the step of discharging electrostatic charge through the NMOS transistor.
Claim 8
Dependent Claim 30 words
The method of claim 4, wherein the step of detecting includes a step of sensing a voltage potential across the output and the first signal input of the switching circuit.

References Cited (Backward Citations)

US3819986A Cited
US4005342A Cited
US4061928A Cited
US4039869A Cited
US4288829A Cited
US4186418A Cited
US4066918A Cited
US4366522A Cited
US4631567A Cited
US4385337A Cited
US4456940A Cited
US4400711A Cited
US4509067A Cited
US4567500A Cited
US4580063A Cited
US4408245A Cited
US4678950A Cited
US4686383A Cited
US4581672A Cited
US4644250A Cited
US4704654A Cited
US4605980A Cited
US4630162A Cited
US4692834A Cited
US4692834B1 Cited
US4633283A Cited
US4698720A Cited
US4742422A Cited
US4739378A Cited
US4775809A Cited
US4920445A Cited
US4839768A Cited
US4811155A Cited
US4868705A Cited
US5060037A Cited
US4819047A Cited
US4826243A Cited
US4858055A Cited
US4789917A Cited
US4855620A Cited
US4835653A Cited
US4949212A Cited
US4829350A Cited
US4870530A Cited
US4996626A Cited
US5034845A Cited
US5053643A Cited
US4994874A Cited
US4939616A Cited
US4990802A Cited
US4896243A Cited
US5343352A Cited
US5218506A Cited
US5200876A Cited
US5051860A Cited
US5157573A Cited
US5027181A Cited
US4963766A Cited
US4963766B1 Cited
US4930036A Cited
US5144518A Cited
US5239440A Cited
US5159518A Cited
US5335134A Cited
US5465189A Cited
US5086365A Cited
US5028819A Cited
US5153802A Cited
US5144519A Cited
US5196981A Cited
US5272586A Cited
US5237395A Cited
US5359211A Cited
US5208719A Cited
US5301084A Cited
US5255146A Cited
US5291365A Cited
US5212616A Cited
US5333093A Cited
US5287241A Cited
US5453900A Cited
US5289334A Cited
US5392185A Cited
US5345356A Cited
US5400202A Cited
US5452171A Cited
US5276582A Cited
US5291051A Cited
US5268588A Cited
US5424892A Cited
US5319259A Cited
US5495118A Cited
US5450267A Cited
US5477414A Cited
US5426323A Cited
US5311391A Cited
US5412527A Cited
US5406105A Cited
US5455732A Cited
US5479039A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-04-27 2001-10-27 2002-04-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-04-27 2005-10-27 2006-04-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-04-27 2009-10-27 2010-04-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag