US4605980A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit high voltage protection
Assignee: Zilog Inc
•
Filing: 1984-03-02
•
Granted: 1986-08-12
•
Expires: 2004-03-02
Abstract
Abstract Protection of the thin gate oxide of MOS field effect transistors from irreversible puncture due to undesired high voltages and currents, generated by electrostatic discharge through handling or otherwise, is provided by a two stage circuit that operates to shunt thousands or tens of volts around the protected transistors. A first stage, employing a thick field effect transistor, protects against the very high voltage. A second stage, employing a thin field effect transistor, protects against lower but still excessive voltage. The protection circuit is formed as part of an integrated circuit chip by surrounding the lead bonding pad to which the protected transistors are connected.
Inventors
- 👤 Marc D. Hartranft
- 👤 Keith A. Garrett
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 18:46
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/60; H10D89/601; H10D89/811; H03; H03K; H03K17/00; H03K17/08; H03K17/081; H03K17/0812; H03K17/08122
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
301 words
As part of an integrated circuit chip formed on a semiconductor substrate, having a wire connection pad and an active circuit to be protected from high voltage spikes introduced through said pad, a protection circuit located on said chip and disposed in an electrical current path therebetween, comprising: a first effect transistor having a gate connected to said current path, and source and drain connections disposed between said current path and a first common point of the active circuit, said gate separated by an insulative layer a distance from said substrate such that the gate insulation remains effective during said high voltage spikes, whereby the existance of a high voltage spike causes the first transistor to turn on with a low impedance path between said current path and said first common point and thus limit the voltage in said current path, a first resistance provided in said current path between said pad and said first field effect transistor, said gate of said first transistor being connected on the pad side of said first resistance, a punch through semiconductor device connected between said current path intermediate of said first resistance and said first common point, thereby to provide a second low impedance path between said current path and said first common point for high voltage spikes, and a second field effect transistor having a gate connected to said current path at an intermediate location between the first transistor and the active circuit, and source and drain connections disposed between said current path at said intermediate location and a second common point of the active circuit, said gate being separated by an insulative layer a distance from said substrate such that the gate insulation would irreversibly break down during said high voltage spikes but is protected therefrom by said first field effect transistor.
Claim 2
Dependent Claim
301 words
As part of an integrated circuit chip formed on a semiconductor substrate, having a wire connection pad and an active circuit to be protected from high voltage spikes introduced through said pad, a protection circuit located on said chip and disposed in an electrical current path therebetween, comprising: a first effect transistor having a gate connected to said current path, and source and drain connections disposed between said current path and a first common point of the active circuit, said gate separated by an insulative layer a distance from said substrate such that the gate insulation remains effective during said high voltage spikes, whereby the existance of a high voltage spike causes the first transistor to turn on with a low impedance path between said current path and said first common point and thus limit the voltage in said current path, a first resistance provided in said current path between said pad and said first field effect transistor, said gate of said first transistor being connected on the pad side of said first resistance, a punch through semiconductor device connected between said current path intermediate of said first resistance and said first common point, thereby to provide a second low impedance path between said current path and said first common point for high voltage spikes, and a second field effect transistor having a gate connected to said current path at an intermediate location between the first transistor and the active circuit, and source and drain connections disposed between said current path at said intermediate location and a second common point of the active circuit, said gate being separated by an insulative layer a distance from said substrate such that the gate insulation would irreversibly break down during said high voltage spikes but is protected therefrom by said first field effect transistor.
Claim 3
Dependent Claim
68 words
The protection circuit according to claim 1 wherein said first resistor is provided as at least part of a single elongated resistor structure that is diffused into said substrate in a path around at least a portion of a perimeter of said pad, said diffused resistor also serving in different segments thereof as the source or drain of each of said first transistor and said punch through device.
Claim 4
Dependent Claim
23 words
The protection circuit according to claim 2 wherein the gate of said first field effect transistor comprises a portion of said pad perimeter.
References Cited (Backward Citations)
US3403270A
Cited
US3395290A
Cited
US3673427A
Cited
US3712995A
Cited
US4061928A
Cited
JPS54136278A
Cited
JPS54159188A
Cited
US4481521A
Cited
JPS5690555A
Cited
EP0055552A2
Cited
US4449158A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-08-11 | 1990-02-10 | 1990-08-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-08-11 | 1994-02-10 | 1994-08-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-08-11 | 1998-02-10 | 1998-08-12 | $7700.00 | Window Closed / Lapsed |