← Back to Patent Explorer
US4949212A Expired / Lapsed US ⏱️ 0.0 years remaining

Circuit configuration for protecting an integrated circuit

Assignee: Siemens AG
•
Filing: 1989-02-15
•
Granted: 1990-08-14
•
Expires: 2009-02-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit configuration for protecting an integrated circuit from damage by a voltage present at an output exceeding the supply voltage range of the integrated circuit includes a given number of parasitic circuit structures of the integrated circuit. Additional circuit structures combined with the parasitic circuit structures form a protective circuit. The circuit structures are activated by the voltage at the output to become operative for protection.

Inventors

  • 👤 Michael Lenz
  • 👤 Frank-Lothar Schwertlein
  • 👤 Wolfgang Horchler

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 11:07
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/08; H03K17/081; H03K17/0812; H03K17/08126; H10; H10D; H10D84/00; H10D84/60; H10D84/63

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 86 words
Circuit configuration for protecting an integrated circuit from damage by a voltage present at an output exceeding the supply voltage range of the integrated circuit, comprising a given number of parasitic circuit structures of the integrated circuit, including parasitic lateral protective npn-transistor structures, wherein a collector-emitter path of said parasitic lateral protective npn-transistor structures is connected in parallel with a given npn-transistor structure of the integrated circuit, said parasitic lateral protective npn-transistor structures being activated by the voltage at the output exceeding the supply voltage range.
Claim 2
Dependent Claim 86 words
Circuit configuration for protecting an integrated circuit from damage by a voltage present at an output exceeding the supply voltage range of the integrated circuit, comprising a given number of parasitic circuit structures of the integrated circuit, including parasitic lateral protective npn-transistor structures, wherein a collector-emitter path of said parasitic lateral protective npn-transistor structures is connected in parallel with a given npn-transistor structure of the integrated circuit, said parasitic lateral protective npn-transistor structures being activated by the voltage at the output exceeding the supply voltage range.
Claim 3
Dependent Claim 28 words
Circuit configuration according to claim 1, including parasitic protective transistor structures formed by a given number of circuit structures in combination with at least one parasitic diode structure.
Claim 4
Dependent Claim 15 words
Circuit configuration according to claim 1, wherein said circuit structures form lateral parasitic circuit structures.
Claim 5
Dependent Claim 29 words
Circuit configuration according to claim 1, wherein the collector-to-emitter path of a parasitic protective transistor structure is connected in parallel with the base-to-emitter path of a given transistor structure.
Claim 6
Dependent Claim 17 words
Circuit configuration according to claim 1, wherein a parasitic protective transistor structure triggers another given circuit structure.
Claim 7
Dependent Claim 29 words
Circuit configuration according to claim 1, including a diode structure additionally integrated into the circuit and connected in the blocking direction between the output and a positive supply potential.
Claim 8
Dependent Claim 29 words
Circuit configuration according to claim 1, including a diode structure additionally integrated into the circuit and connected in the blocking direction between a negative operating potential and the output.
Claim 9
Dependent Claim 26 words
Circuit configuration according to claim 1, including a diode structure additionally integrated into the circuit and connected in the blocking direction between the output and ground.

References Cited (Backward Citations)

US4775912A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-08-13 1994-02-12 1994-08-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-08-13 1998-02-12 1998-08-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-08-13 2002-02-12 2002-08-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag