Patent US3590905A successfully refreshed from Google Patents.
Patent US5614756A successfully refreshed from Google Patents.
US5614756A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Metal-to-metal antifuse with conductive
Assignee: Microsemi SoC Corp
•
Filing: 1994-08-01
•
Granted: 1997-03-25
•
Expires: 2014-08-01
Abstract
Abstract According to a first aspect of the present invention an antifuse structure capable of high density fabrication comprises an antifuse material layer under a plug of an electrically conductive material disposed between two metallization layers, According to a second aspect of the present invention an antifuse structure capable of high density fabrication comprises an antifuse material layer comprising a first nitride/first amorphous silicon/second nitride/second amorphous silicon sandwich under a plug of an electrically conductive material lined with titanium disposed between two metallization layers. In this aspect of the invention the titanium is allowed to react with the second amorphous silicon layer to form an electrically conductive silicide. This leaves the first nitride/first amorphous silicon/second nitride as the antifuse material layer while guaranteeing a strict control on the thickness of the antifuse material layer for assuring strict control over its respective breakdown or programming voltage. According to a third aspect of the present invention an antifuse structure capable of high density fabrication comprises an antifuse material layer disposed over a plug of an electrically conductive material disposed between two metallization layers.
Inventors
- 👤 Abdul R. Forouhi
- 👤 Frank W. Hawley
- 👤 John L. McCollum
- 👤 Yeouchung Yen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:58
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491; H10W20/01; H10W20/031; H10W20/064; H10W20/065; H10W20/41; H10W20/425
Claims Analysis
Total Claims: 37
Claim 1
Independent Claim
120 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, an interlayer dielectric layer disposed therebetween, said antifuse comprising: a flat planar antifuse material layer disposed on said first metallization layer, said antifuse material layer including a first and a second layer formed of a nitride and a third layer formed of amorphous silicon sandwiched vertically between said first and second layers of nitride; a conductive etch-stop layer disposed over said antifuse material layer; a via completely penetrating said interlayer dielectric layer and exposing said conductive etch-stop layer; a plug formed of a conductive material filling said via, said plug in electrical contact with both said conductive etch-stop layer and said second metallization layer.
Claim 2
Dependent Claim
120 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, an interlayer dielectric layer disposed therebetween, said antifuse comprising: a flat planar antifuse material layer disposed on said first metallization layer, said antifuse material layer including a first and a second layer formed of a nitride and a third layer formed of amorphous silicon sandwiched vertically between said first and second layers of nitride; a conductive etch-stop layer disposed over said antifuse material layer; a via completely penetrating said interlayer dielectric layer and exposing said conductive etch-stop layer; a plug formed of a conductive material filling said via, said plug in electrical contact with both said conductive etch-stop layer and said second metallization layer.
Claim 3
Dependent Claim
40 words
An antifuse according to claim 1 wherein said conductive etch-stop layer is formed from a material selected from the group consisting of: TiN, TiW, TiWN, W, TiC, WC and combinations of two or more of any of the foregoing materials.
Claim 4
Dependent Claim
121 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, an interlayer dielectric layer disposed therebetween, said antifuse comprising: a flat planar antifuse material layer disposed on said first metallization layer, said antifuse material layer including a first and a second layer formed of silicon nitride and a third layer formed of amorphous silicon sandwiched vertically between said first and second layers of silicon nitride; a conductive etch-stop layer disposed over said antifuse material layer; a via completely penetrating said interlayer dielectric layer and exposing said conductive etch-stop layer; a plug formed of a conductive material filling said via, said plug in electrical contact with both said conductive etch-stop layer and said second metallization layer.
Claim 5
Dependent Claim
121 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, an interlayer dielectric layer disposed therebetween, said antifuse comprising: a flat planar antifuse material layer disposed on said first metallization layer, said antifuse material layer including a first and a second layer formed of silicon nitride and a third layer formed of amorphous silicon sandwiched vertically between said first and second layers of silicon nitride; a conductive etch-stop layer disposed over said antifuse material layer; a via completely penetrating said interlayer dielectric layer and exposing said conductive etch-stop layer; a plug formed of a conductive material filling said via, said plug in electrical contact with both said conductive etch-stop layer and said second metallization layer.
Claim 6
Dependent Claim
40 words
An antifuse according to claim 3 wherein said conductive etch-stop layer is formed from a material selected from the group consisting of: TiN, TiW, TiWN, W, TiC, WC and combinations of two or more of any of the foregoing materials.
Claim 7
Dependent Claim
118 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, an interlayer dielectric layer disposed therebetween, said antifuse comprising: a flat planar antifuse material layer disposed on said first metallization layer; a conductive etch-stop layer disposed over said antifuse material layer, said conductive etch-stop layer formed from a material selected from the group consisting of: TiN, TiWN, W, TiC, WC and combinations of two or more of any of the foregoing materials; a via completely penetrating said interlayer dielectric layer and exposing said conductive etch-stop layer; a plug formed of a conductive material filling said via, said plug in electrical contact with both said conductive etch-stop layer and said second metallization layer.
Claim 8
Dependent Claim
118 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, an interlayer dielectric layer disposed therebetween, said antifuse comprising: a flat planar antifuse material layer disposed on said first metallization layer; a conductive etch-stop layer disposed over said antifuse material layer, said conductive etch-stop layer formed from a material selected from the group consisting of: TiN, TiWN, W, TiC, WC and combinations of two or more of any of the foregoing materials; a via completely penetrating said interlayer dielectric layer and exposing said conductive etch-stop layer; a plug formed of a conductive material filling said via, said plug in electrical contact with both said conductive etch-stop layer and said second metallization layer.
Claim 9
Dependent Claim
101 words
An antifuse disposed on an integrated circuit comprising: a first metallization layer; a flat planar antifuse material layer disposed on said first metallization layer, said antifuse material layer including an electrically conductive etch-stop layer disposed thereon and a first and a second layer formed of a nitride and a third layer formed of amorphous silicon sandwiched vertically between said first and second layers of nitride; an interlayer dielectric layer; a second metallization layer; a cell opening extending from said antifuse material layer to said second metallization layer; and a plug formed of an electrically conductive material disposed in said cell opening.
Claim 10
Dependent Claim
101 words
An antifuse disposed on an integrated circuit comprising: a first metallization layer; a flat planar antifuse material layer disposed on said first metallization layer, said antifuse material layer including an electrically conductive etch-stop layer disposed thereon and a first and a second layer formed of a nitride and a third layer formed of amorphous silicon sandwiched vertically between said first and second layers of nitride; an interlayer dielectric layer; a second metallization layer; a cell opening extending from said antifuse material layer to said second metallization layer; and a plug formed of an electrically conductive material disposed in said cell opening.
Claim 11
Dependent Claim
77 words
An antifuse disposed on an integrated circuit comprising: a first metallization layer; a flat planar antifuse material layer disposed on said first metallization layer; an interlayer dielectric layer; a second metallization layer; a cell opening extending from said antifuse material layer to said second metallization layer; and a plug formed of an electrically conductive material disposed in said cell opening, said plug formed from a material selected from the group consisting of CVD tungsten and CVD TiN.
Claim 12
Dependent Claim
77 words
An antifuse disposed on an integrated circuit comprising: a first metallization layer; a flat planar antifuse material layer disposed on said first metallization layer; an interlayer dielectric layer; a second metallization layer; a cell opening extending from said antifuse material layer to said second metallization layer; and a plug formed of an electrically conductive material disposed in said cell opening, said plug formed from a material selected from the group consisting of CVD tungsten and CVD TiN.
Claim 13
Dependent Claim
78 words
An antifuse disposed on an integrated circuit comprising: a first metallization layer, said first metallization layer including a sandwich of a first barrier layer, an aluminum layer and a second barrier layer; an antifuse material layer disposed on said first metallization layer; an interlayer dielectric layer; a second metallization layer; a cell opening extending from said antifuse material layer to said second metallization layer; and a plug formed of an electrically conductive material disposed in said cell opening.
Claim 14
Dependent Claim
78 words
An antifuse disposed on an integrated circuit comprising: a first metallization layer, said first metallization layer including a sandwich of a first barrier layer, an aluminum layer and a second barrier layer; an antifuse material layer disposed on said first metallization layer; an interlayer dielectric layer; a second metallization layer; a cell opening extending from said antifuse material layer to said second metallization layer; and a plug formed of an electrically conductive material disposed in said cell opening.
Claim 15
Dependent Claim
42 words
An antifuse according to claim 8 wherein said first and second barrier layers are fabricated from a material selected from the group consisting of TiN, TiW, TiWN, W, TiC, WC and combinations of two or more of any of the foregoing materials.
Claim 16
Dependent Claim
78 words
An antifuse disposed on an integrated circuit comprising: a first metallization layer; a flat planar antifuse material layer disposed on said first metallization layer; an interlayer dielectric layer; a second metallization layer, said second metallization layer including a sandwich of a barrier layer, an aluminum layer and an ARC layer; a cell opening extending from said antifuse material layer to said second metallization layer; and a plug formed of an electrically conductive material disposed in said cell opening.
Claim 17
Dependent Claim
78 words
An antifuse disposed on an integrated circuit comprising: a first metallization layer; a flat planar antifuse material layer disposed on said first metallization layer; an interlayer dielectric layer; a second metallization layer, said second metallization layer including a sandwich of a barrier layer, an aluminum layer and an ARC layer; a cell opening extending from said antifuse material layer to said second metallization layer; and a plug formed of an electrically conductive material disposed in said cell opening.
Claim 18
Dependent Claim
39 words
An antifuse according to claim 10 wherein said barrier layer is fabricated from a material selected from the group consisting of TiN, TiW, TiWN, W, TiC, WC and combinations of two or more of any of the foregoing materials.
Claim 19
Dependent Claim
159 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: a flat planar antifuse material layer fabricated of a material other than amorphous silicon disposed on said first metalization layer; a first layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said first layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said first layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said first layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said first layer of amorphous silicon; a layer of an electrically conductive material deposited in said via to form a plug substantially filling said via, said second metalization layer in electrical contact with said plug.
Claim 20
Dependent Claim
159 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: a flat planar antifuse material layer fabricated of a material other than amorphous silicon disposed on said first metalization layer; a first layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said first layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said first layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said first layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said first layer of amorphous silicon; a layer of an electrically conductive material deposited in said via to form a plug substantially filling said via, said second metalization layer in electrical contact with said plug.
Claim 21
Dependent Claim
168 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: an antifuse material layer disposed on said first metallizaton layer; a first layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said first layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said first layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said first layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said first layer of amorphous silicon; a layer of an electrically conductive material deposited in said via to form a plug substantially filling said via, said second metallization layer in electrical contact with said plug; and a layer of titanium nitride disposed in said via over said layer of titanium and under said plug.
Claim 22
Dependent Claim
168 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: an antifuse material layer disposed on said first metallizaton layer; a first layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said first layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said first layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said first layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said first layer of amorphous silicon; a layer of an electrically conductive material deposited in said via to form a plug substantially filling said via, said second metallization layer in electrical contact with said plug; and a layer of titanium nitride disposed in said via over said layer of titanium and under said plug.
Claim 23
Dependent Claim
171 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: an antifuse material layer disposed on said first metallizaton layer, said antifuse material layer including a first layer of amorphous silicon sandwiched vertically between first and second layers of silicon nitride; a second layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said second layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said second layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said second layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said second layer of amorphous silicon; and a layer of an electrically conductive material deposited in said via to form a plug substantially filling said via, said second metallization layer in electrical contact with said plug.
Claim 24
Dependent Claim
171 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: an antifuse material layer disposed on said first metallizaton layer, said antifuse material layer including a first layer of amorphous silicon sandwiched vertically between first and second layers of silicon nitride; a second layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said second layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said second layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said second layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said second layer of amorphous silicon; and a layer of an electrically conductive material deposited in said via to form a plug substantially filling said via, said second metallization layer in electrical contact with said plug.
Claim 25
Dependent Claim
147 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: an antifuse material layer disposed on said first metallizaton layer; a first layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said first layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said first layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said first layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said first layer of amorphous silicon; and a layer of tungsten deposited in said via to form a plug substantially filling said via, said second metallization layer in electrical contact with said plug.
Claim 26
Dependent Claim
147 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: an antifuse material layer disposed on said first metallizaton layer; a first layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said first layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said first layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said first layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said first layer of amorphous silicon; and a layer of tungsten deposited in said via to form a plug substantially filling said via, said second metallization layer in electrical contact with said plug.
Claim 27
Dependent Claim
158 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: an antifuse material layer fabricated of a material other than amorphous silicon disposed on said first metallizaton layer; a first layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said first layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said first layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said first layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said first layer of amorphous silicon; a layer of CVD deposited electrically conductive material deposited in said via to form a plug substantially filling said via, said second metallization layer in electrical contact with said plug.
Claim 28
Dependent Claim
158 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: an antifuse material layer fabricated of a material other than amorphous silicon disposed on said first metallizaton layer; a first layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said first layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said first layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said first layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said first layer of amorphous silicon; a layer of CVD deposited electrically conductive material deposited in said via to form a plug substantially filling said via, said second metallization layer in electrical contact with said plug.
Claim 29
Dependent Claim
147 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: an antifuse material layer disposed on said first metallizaton layer; a first layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said first layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said first layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said first layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said first layer of amorphous silicon; a layer of CVD tungsten deposited in said via to form a plug substantially filling said via, said second metallization layer in electrical contact with said plug.
Claim 30
Dependent Claim
147 words
An antifuse disposed on an integrated circuit having a first metallization layer, a second metallization layer, and an interlayer dielectric layer disposed therebetween, said antifuse comprising: an antifuse material layer disposed on said first metallizaton layer; a first layer of amorphous silicon disposed on said antifuse material layer, wherein the dielectric layer of the integrated circuit is disposed on said first layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said first layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said first layer of amorphous silicon to form a region of titanium silicide extending vertically substantially all of the way through said first layer of amorphous silicon; a layer of CVD tungsten deposited in said via to form a plug substantially filling said via, said second metallization layer in electrical contact with said plug.
Claim 31
Dependent Claim
183 words
An antifuse disposed on an integrated circuit, said antifuse comprising: a first metallization layer disposed on the integrated circuit; an antifuse material layer disposed on said first metallizaton layer, said antifuse material layer including a first layer of amorphous silicon disposed between a first and a second layer of an insulating material, said insulating material being a material other than amorphous silicon; a second layer of amorphous silicon disposed on said antifuse material layer; a dielectric layer disposed over said second layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said second layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said second layer of amorphous silicon to form a region of electrically conductive titanium silicide extending vertically substantially all of the way through said second layer of amorphous silicon; a layer of an electrically conductive material deposited in said via in the form of a plug substantially filling said via; and a second metallization layer disposed over said dielectric layer and said plug and in electrical contact with said plug.
Claim 32
Dependent Claim
183 words
An antifuse disposed on an integrated circuit, said antifuse comprising: a first metallization layer disposed on the integrated circuit; an antifuse material layer disposed on said first metallizaton layer, said antifuse material layer including a first layer of amorphous silicon disposed between a first and a second layer of an insulating material, said insulating material being a material other than amorphous silicon; a second layer of amorphous silicon disposed on said antifuse material layer; a dielectric layer disposed over said second layer of amorphous silicon; a via completely penetrating said dielectric layer and partially penetrating said second layer of amorphous silicon; a layer of titanium metal disposed in said via and reacted with said second layer of amorphous silicon to form a region of electrically conductive titanium silicide extending vertically substantially all of the way through said second layer of amorphous silicon; a layer of an electrically conductive material deposited in said via in the form of a plug substantially filling said via; and a second metallization layer disposed over said dielectric layer and said plug and in electrical contact with said plug.
Claim 33
Dependent Claim
26 words
An antifuse according to claim 18 further comprising a layer of titanium nitride disposed in said via over said layer of titanium and under said plug.
Claim 34
Dependent Claim
28 words
An antifuse according to claim 18 wherein said antifuse material layer comprises a second layer of amorphous silicon sandwiched vertically between first and second layers of silicon nitride.
Claim 35
Dependent Claim
13 words
An antifuse according to claim 18 wherein said plug is fabricated of tungsten.
Claim 36
Dependent Claim
14 words
An antifuse according to claim 18 wherein said plug is fabricated by CVD deposition.
Claim 37
Dependent Claim
13 words
An antifuse according to claim 22 wherein said plug is fabricated of tungsten.
References Cited (Backward Citations)
US3634929A
Cited
US3877049A
Cited
US4271582A
Cited
US4322822A
Cited
US4238839A
Cited
US4261763A
Cited
US4455495A
Cited
US4399372A
Cited
US4357622A
Cited
US4565712A
Cited
US4323986A
Cited
US4424578A
Cited
US4499557A
Cited
US4420820A
Cited
US4361599A
Cited
US4585490A
Cited
EP0081226A2
Cited
US4507756A
Cited
US4507757A
Cited
US4489481A
Cited
US4590589A
Cited
US4617723A
Cited
US4569121A
Cited
US4569120A
Cited
US4847732A
Cited
US4628590A
Cited
US4535528A
Cited
US4796075A
Cited
EP0162529B1
Cited
US4651409A
Cited
US4602420A
Cited
US4870302A
Cited
US4678889A
Cited
US4924287A
Cited
US5087591A
Cited
WO1987000969A1
Cited
US4748490A
Cited
US4949084A
Cited
WO1987002827A1
Cited
EP0224418B1
Cited
US5134457A
Cited
US4943538A
Cited
US4823181A
Cited
US5266829A
Cited
US4899205A
Cited
US5166901A
Cited
US4876220A
Cited
US4881114A
Cited
US4916809A
Cited
US4893167A
Cited
US4740485A
Cited
US4721868A
Cited
US4792835A
Cited
US4786904A
Cited
US4795722A
Cited
US4839864A
Cited
US4796074A
Cited
US4800176A
Cited
US4897836A
Cited
EP0323078A3
Cited
US4822753A
Cited
US4933576A
Cited
US4882611A
Cited
DE3927033A1
Cited
US5210598A
Cited
US4937475A
Cited
US4937475B1
Cited
US5093711A
Cited
US4910418A
Cited
US5113238A
Cited
US4933898A
Cited
US5010039A
Cited
US5008855A
Cited
US4914055A
Cited
EP0414361A3
Cited
EP0416903A3
Cited
US5021849A
Cited
US5006673A
Cited
EP0436387A3
Cited
US5272369A
Cited
US5181096A
Cited
EP0452091B1
Cited
US5070384A
Cited
US5272101A
Cited
EP0455414A1
Cited
US5126282A
Cited
US5194759A
Cited
US5061646A
Cited
US5059555A
Cited
US5106773A
Cited
US5095362A
Cited
US5087958A
Cited
US5099149A
Cited
US5163180A
Cited
EP0501120A3
Cited
US5166556A
Cited
EP0500034A1
Cited
US5100827A
Cited
US5121184A
Cited
US5322812A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-03-24 | 2000-09-23 | 2001-03-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-03-24 | 2004-09-23 | 2005-03-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-03-24 | 2008-09-23 | 2009-03-25 | $7700.00 | Window Closed / Lapsed |