Patent US6486027B1 successfully refreshed from Google Patents.
US6486027B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Field programmable logic arrays with vertical transistors
Assignee: Micron Technology Inc
•
Filing: 2000-03-08
•
Granted: 2002-11-26
•
Expires: 2020-03-08
Abstract
Abstract A field programmable logic array with vertical transistors having single or split control lines is used to provide logical combinations responsive to an input signal. The transistor is a field-effect transistor (FET) having an electrically isolated (floating) gate that controls electrical conduction between source regions and drain regions. If a particular floating gate is charged with stored electrons, then the transistor will not turn on and will act as the absence of a transistor at this location in a logic array within the field programmable logic array. The field programmable logic array is programmed in the field to select a particular logic combination responsive to a received input signal. A logic array includes densely packed logic cells, each logic cell having a semiconductor pillar providing shared source and drain regions for two vertical floating gate transistors that have individual floating gates and control lines distributed on opposing sides of the pillar. Both bulk semiconductor and silicon-on-insulator embodiments are provided. If a floating gate transistor is used to represent a logic function, an area of only 2F 2 is needed per bit of logic, where F is the minimum lithographic feature size.
Inventors
- 👤 Wendell P. Noble
- 👤 Leonard Forbes
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 10:35
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/903; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; H03K19/17708; H03K19/1778; H03K19/17796; H10B; H10B41/00; H10B41/20; H10B41/23; H10B41/27; H10B69/00
Claims Analysis
Total Claims: 34
Claim 1
Independent Claim
317 words
A method of forming a programmable logic array, the method comprising the steps of: forming a plurality of first conductivity type semiconductor pillars upon a substrate, each pillar having top and side surfaces; forming a plurality of first source and drain regions, of a second conductivity type, each of the first source and drain regions formed proximally to an interface between the pillar and the substrate; forming a plurality of second source and drain regions, of a second conductivity type, each of the second source and drain regions formed within one of the pillars and distal to the substrate and separate from the first source and drain region; forming a gate dielectric on at least a portion of the side surface of the pillars; forming a plurality of floating gates, each of the floating gates formed substantially adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric; forming a plurality of control lines, each of the control lines formed substantially adjacent to one of the floating gates and insulated therefrom, such that there are two control lines between the common pillars; forming an intergate dielectric, interposed between ones of the floating gates and ones of the control lines; forming an intergate dielectric, interposed between the two control lines between the common pillars; forming a plurality of input lines that interconnect with some of the control lines; forming at least one first source and drain interconnection line interconnecting ones of the first source and drain regions; forming a plurality of interconnecting array lines that interconnect from the second source and drain regions corresponding to the control lines having connection with the input lines to the control lines not connected to the input lines; and forming a plurality of output lines, each output line interconnecting with the second source and drain regions not connected to the interconnecting array lines.
Claim 2
Independent Claim
317 words
A method of forming a programmable logic array, the method comprising the steps of: forming a plurality of first conductivity type semiconductor pillars upon a substrate, each pillar having top and side surfaces; forming a plurality of first source and drain regions, of a second conductivity type, each of the first source and drain regions formed proximally to an interface between the pillar and the substrate; forming a plurality of second source and drain regions, of a second conductivity type, each of the second source and drain regions formed within one of the pillars and distal to the substrate and separate from the first source and drain region; forming a gate dielectric on at least a portion of the side surface of the pillars; forming a plurality of floating gates, each of the floating gates formed substantially adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric; forming a plurality of control lines, each of the control lines formed substantially adjacent to one of the floating gates and insulated therefrom, such that there are two control lines between the common pillars; forming an intergate dielectric, interposed between ones of the floating gates and ones of the control lines; forming an intergate dielectric, interposed between the two control lines between the common pillars; forming a plurality of input lines that interconnect with some of the control lines; forming at least one first source and drain interconnection line interconnecting ones of the first source and drain regions; forming a plurality of interconnecting array lines that interconnect from the second source and drain regions corresponding to the control lines having connection with the input lines to the control lines not connected to the input lines; and forming a plurality of output lines, each output line interconnecting with the second source and drain regions not connected to the interconnecting array lines.
Claim 3
Dependent Claim
26 words
The method of claim 1 , further comprising the step of forming an insulating layer between the semiconductor pillars and a semiconductor portion of the substrate.
Claim 4
Independent Claim
341 words
A method of forming a programmable logic array, the method comprising the steps of: forming a plurality of first conductivity type semiconductor pillars upon a substrate, each pillar having top and side surfaces; forming a plurality of first source and drain regions, of a second conductivity type, each of the first source and drain regions formed proximally to an interface between the pillar and the substrate; forming a plurality of second source and drain regions, of a second conductivity type, each of the second source and drain regions formed within one of the pillars and distal to the substrate and separate from the first source and drain region; forming a gate dielectric on at least a portion of the side surface of the pillars; forming a plurality of floating gates, each of the floating gates formed substantially adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric; forming a plurality of control lines, each of the control lines formed substantially adjacent to one of the floating gates and insulated therefrom, such that there are two control lines between the common pillars; forming an intergate dielectric, interposed between ones of the floating gates and ones of the control lines; forming an intergate dielectric, interposed between the two control lines between the common pillars; forming a plurality of input lines that interconnect with some of the control lines; forming at least one first source and drain interconnection line interconnecting ones of the first source and drain regions; forming a plurality of interconnecting array lines that interconnect from the second source and drain regions corresponding to the control lines having connection with the input lines to the control lines not connected to the input lines; and forming a plurality of output lines, each output line interconnecting with the second source and drain regions not connected to the interconnecting array lines; wherein the step of forming the at least one first source and drain interconnection line is carried out at least partially within the substrate.
Claim 5
Independent Claim
341 words
A method of forming a programmable logic array, the method comprising the steps of: forming a plurality of first conductivity type semiconductor pillars upon a substrate, each pillar having top and side surfaces; forming a plurality of first source and drain regions, of a second conductivity type, each of the first source and drain regions formed proximally to an interface between the pillar and the substrate; forming a plurality of second source and drain regions, of a second conductivity type, each of the second source and drain regions formed within one of the pillars and distal to the substrate and separate from the first source and drain region; forming a gate dielectric on at least a portion of the side surface of the pillars; forming a plurality of floating gates, each of the floating gates formed substantially adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric; forming a plurality of control lines, each of the control lines formed substantially adjacent to one of the floating gates and insulated therefrom, such that there are two control lines between the common pillars; forming an intergate dielectric, interposed between ones of the floating gates and ones of the control lines; forming an intergate dielectric, interposed between the two control lines between the common pillars; forming a plurality of input lines that interconnect with some of the control lines; forming at least one first source and drain interconnection line interconnecting ones of the first source and drain regions; forming a plurality of interconnecting array lines that interconnect from the second source and drain regions corresponding to the control lines having connection with the input lines to the control lines not connected to the input lines; and forming a plurality of output lines, each output line interconnecting with the second source and drain regions not connected to the interconnecting array lines; wherein the step of forming the at least one first source and drain interconnection line is carried out at least partially within the substrate.
Claim 6
Dependent Claim
25 words
The method of claim 3 , wherein the step of forming the plurality of input lines includes forming a plurality of substantially parallel input lines.
Claim 7
Independent Claim
390 words
A method of forming a programmable logic array, the method comprising the steps of: forming a plurality of first conductivity type semiconductor pillars upon a substrate, each pillar having top and side surfaces; forming a plurality of first source and drain regions, of a second conductivity type, each of the first source and drain regions formed proximally to an interface between the pillar and the substrate; forming a plurality of second source and drain regions, of a second conductivity type, each of the second source and drain regions formed within one of the pillars and distal to the substrate and separate from the first source and drain region; forming a gate dielectric on at least a portion of the side surface of the pillars; forming a plurality of floating gates, each of the floating gates formed substantially adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric; forming a plurality of control lines, each of the control lines formed substantially adjacent to one of the floating gates and insulated therefrom, such that there are two control lines between the common pillars; forming an intergate dielectric, interposed between ones of the floating gates and ones of the control lines; forming an intergate dielectric, interposed between the two control lines between the common pillars; forming a plurality of input lines that interconnect with some of the control lines; forming at least one first source and drain interconnection line interconnecting ones of the first source and drain regions; forming a plurality of interconnecting array lines that interconnect from the second source and drain regions corresponding to the control lines having connection with the input lines to the control lines not connected to the input lines; and forming a plurality of output lines, each output line interconnecting with the second source and drain regions not connected to the interconnecting array lines; wherein the step of forming the plurality of pillars further comprises the steps of: growing an epitaxial layer on the substrate; etching the epitaxial layer and a portion of the underlying substrate to form a plurality of first troughs therein for carrying an insulator; and etching the epitaxial layer to form therein a plurality of second troughs, substantially orthogonal to the plurality of first troughs, the second troughs for carrying the input lines.
Claim 8
Independent Claim
390 words
A method of forming a programmable logic array, the method comprising the steps of: forming a plurality of first conductivity type semiconductor pillars upon a substrate, each pillar having top and side surfaces; forming a plurality of first source and drain regions, of a second conductivity type, each of the first source and drain regions formed proximally to an interface between the pillar and the substrate; forming a plurality of second source and drain regions, of a second conductivity type, each of the second source and drain regions formed within one of the pillars and distal to the substrate and separate from the first source and drain region; forming a gate dielectric on at least a portion of the side surface of the pillars; forming a plurality of floating gates, each of the floating gates formed substantially adjacent to a portion of the side surface of one of the pillars and separated therefrom by the gate dielectric; forming a plurality of control lines, each of the control lines formed substantially adjacent to one of the floating gates and insulated therefrom, such that there are two control lines between the common pillars; forming an intergate dielectric, interposed between ones of the floating gates and ones of the control lines; forming an intergate dielectric, interposed between the two control lines between the common pillars; forming a plurality of input lines that interconnect with some of the control lines; forming at least one first source and drain interconnection line interconnecting ones of the first source and drain regions; forming a plurality of interconnecting array lines that interconnect from the second source and drain regions corresponding to the control lines having connection with the input lines to the control lines not connected to the input lines; and forming a plurality of output lines, each output line interconnecting with the second source and drain regions not connected to the interconnecting array lines; wherein the step of forming the plurality of pillars further comprises the steps of: growing an epitaxial layer on the substrate; etching the epitaxial layer and a portion of the underlying substrate to form a plurality of first troughs therein for carrying an insulator; and etching the epitaxial layer to form therein a plurality of second troughs, substantially orthogonal to the plurality of first troughs, the second troughs for carrying the input lines.
Claim 9
Dependent Claim
69 words
The method of claim 5 , wherein the step of forming the plurality of floating gates comprises the steps of: depositing polysilicon in the second troughs; and etching the deposited polysilicon in a median portion of the second troughs to form ones of the floating gates on either side of the second troughs, each floating gate adjacent to one of the pillars but separated therefrom by the gate dielectric.
Claim 10
Dependent Claim
55 words
The method of claim 6 , wherein the steps of forming the plurality of input lines comprises the steps of: etching into the substrate in a median portion of the second troughs; and depositing conductive polysilicon in and above the substrate in the etched median portion of the second troughs to form the input lines.
Claim 11
Dependent Claim
31 words
The method of claim 1 , wherein the step of forming the plurality of second source and drain regions comprises the step of ion-implanting a dopant of the second conductivity type.
Claim 12
Dependent Claim
40 words
The method of claim 1 , wherein the step of forming the gate dielectric comprises the step of growing on the side surface of each pillar a layer of silicon dioxide of thickness approximately between 5 nanometers and 10 nanometers.
Claim 13
Dependent Claim
81 words
The method of claim 1 , wherein the step of forming the plurality of interconnecting array lines comprises the steps of: depositing an insulator over the pillars, the floating gates and the control lines, and first and second input lines; forming contact holes in the insulator to contact the second and source drain regions of each pillar; depositing a conductive layer on the insulator and in the contact holes; and etching the conductive layer to form the resulting interconnecting array lines.
Claim 14
Dependent Claim
79 words
The method of claim 1 , wherein the step of forming the plurality of output lines comprises the steps of: depositing an insulator over the pillars, the floating gates and the control lines, and first and second input lines; forming contact holes in the insulator to contact the second source and drain regions of each pillar; depositing a conductive layer on the insulator and in the contact holes; and etching the conductive layer to form the resulting output lines.
Claim 15
Independent Claim
215 words
A method of forming a programmable logic array on a substrate, the method comprising the steps of: forming an AND plane and an OR plane, comprising: forming a first source and drain layer at a surface of the substrate; forming a semiconductor epitaxial layer on the first source and drain layer; forming a second source and drain layer at a surface of the epitaxial layer; etching, in a first direction, a plurality of substantially parallel first troughs in the epitaxial layer; forming an insulator in the first troughs; etching, in a second direction that is substantially orthogonal to the first direction, a plurality of substantially parallel second troughs in the epitaxial layer; forming a gate dielectric layer substantially adjacent to sidewall regions of the second troughs; forming a conductive layer in the second troughs; removing a portion of the conductive layer in the second troughs such that floating gate regions are formed along the sidewall regions therein and separated from the sidewall regions by the gate dielectric layer; forming an intergate dielectric layer on exposed portions of the floating gate regions in the second troughs; and forming control line regions between opposing floating gate regions in the second troughs and separated from the floating gate regions in the second troughs by the intergate dielectric layer.
Claim 16
Independent Claim
215 words
A method of forming a programmable logic array on a substrate, the method comprising the steps of: forming an AND plane and an OR plane, comprising: forming a first source and drain layer at a surface of the substrate; forming a semiconductor epitaxial layer on the first source and drain layer; forming a second source and drain layer at a surface of the epitaxial layer; etching, in a first direction, a plurality of substantially parallel first troughs in the epitaxial layer; forming an insulator in the first troughs; etching, in a second direction that is substantially orthogonal to the first direction, a plurality of substantially parallel second troughs in the epitaxial layer; forming a gate dielectric layer substantially adjacent to sidewall regions of the second troughs; forming a conductive layer in the second troughs; removing a portion of the conductive layer in the second troughs such that floating gate regions are formed along the sidewall regions therein and separated from the sidewall regions by the gate dielectric layer; forming an intergate dielectric layer on exposed portions of the floating gate regions in the second troughs; and forming control line regions between opposing floating gate regions in the second troughs and separated from the floating gate regions in the second troughs by the intergate dielectric layer.
Claim 17
Dependent Claim
13 words
The method of claim 12 , wherein the substrate is a bulk semiconductor.
Claim 18
Dependent Claim
13 words
The method of claim 12 , wherein the substrate includes a semiconductor-on-insulator portion.
Claim 19
Dependent Claim
19 words
The method of claim 12 , further comprising forming an insulating layer undercutting semiconductor regions between the first troughs.
Claim 20
Independent Claim
224 words
A method of forming a programmable logic array on a substrate, the method comprising the steps of: forming an AND plane and an OR plane, comprising: forming a first source and drain layer at a surface of the substrate; forming a semiconductor epitaxial layer on the first source and drain layer; forming a second source and drain layer at a surface of the epitaxial layer; etching, in a first direction, a plurality of substantially parallel first troughs in the epitaxial layer; forming an insulator in the first troughs; etching, in a second direction that is substantially orthogonal to the first direction, a plurality of substantially parallel second troughs in the epitaxial layer; forming a gate dielectric layer substantially adjacent to sidewall regions of the second troughs; forming a conductive layer in the second troughs; removing a portion of the conductive layer in the second troughs such that floating gate regions are formed along the sidewall regions therein and separated from the sidewall regions by the gate dielectric layer; forming an intergate dielectric layer on exposed portions of the floating gate regions in the second troughs; forming split control line regions between opposing floating gate regions in the second troughs; separating from the floating gate regions in the second troughs by the intergate dielectric layer; separating the split control lines by the intergate dielectric layer.
Claim 21
Independent Claim
224 words
A method of forming a programmable logic array on a substrate, the method comprising the steps of: forming an AND plane and an OR plane, comprising: forming a first source and drain layer at a surface of the substrate; forming a semiconductor epitaxial layer on the first source and drain layer; forming a second source and drain layer at a surface of the epitaxial layer; etching, in a first direction, a plurality of substantially parallel first troughs in the epitaxial layer; forming an insulator in the first troughs; etching, in a second direction that is substantially orthogonal to the first direction, a plurality of substantially parallel second troughs in the epitaxial layer; forming a gate dielectric layer substantially adjacent to sidewall regions of the second troughs; forming a conductive layer in the second troughs; removing a portion of the conductive layer in the second troughs such that floating gate regions are formed along the sidewall regions therein and separated from the sidewall regions by the gate dielectric layer; forming an intergate dielectric layer on exposed portions of the floating gate regions in the second troughs; forming split control line regions between opposing floating gate regions in the second troughs; separating from the floating gate regions in the second troughs by the intergate dielectric layer; separating the split control lines by the intergate dielectric layer.
Claim 22
Dependent Claim
13 words
The method of claim 16 , wherein the substrate is a bulk semiconductor.
Claim 23
Dependent Claim
13 words
The method of claim 16 , wherein the substrate includes a semiconductor-on-insulator portion.
Claim 24
Dependent Claim
19 words
The method of claim 16 , further comprising forming an insulating layer undercutting semiconductor regions between the first troughs.
Claim 25
Independent Claim
242 words
A method of forming a programmable logic array on a substrate, the method comprising the steps of: forming an AND plane and an OR plane, comprising: forming a first source and drain layer at a surface of the substrate; forming a semiconductor epitaxial layer on the first source and drain layer; forming a second source and drain layer at a surface of the epitaxial layer; etching, in a first direction, a plurality of substantially parallel first troughs in the epitaxial layer; forming an insulator in the first troughs; etching, in a second direction that is substantially orthogonal to the first direction, a plurality of substantially parallel second troughs in the epitaxial layer; forming a gate dielectric layer substantially adjacent to sidewall regions of the second troughs; forming a conductive layer in the second troughs; removing a portion of the conductive layer in the second troughs such that floating gate regions are formed along the sidewall regions therein and separated from the sidewall regions by the gate dielectric layer; forming an intergate dielectric layer on exposed portions of the floating gate regions in the second troughs; forming control line regions between opposing floating gate regions in the second troughs and separated from the floating gate regions in the second troughs by the intergate dielectric layer; and forming an inverter in communication with the AND plane and the OR plane; and forming a driver in communication with the AND plane and the OR plane.
Claim 26
Independent Claim
242 words
A method of forming a programmable logic array on a substrate, the method comprising the steps of: forming an AND plane and an OR plane, comprising: forming a first source and drain layer at a surface of the substrate; forming a semiconductor epitaxial layer on the first source and drain layer; forming a second source and drain layer at a surface of the epitaxial layer; etching, in a first direction, a plurality of substantially parallel first troughs in the epitaxial layer; forming an insulator in the first troughs; etching, in a second direction that is substantially orthogonal to the first direction, a plurality of substantially parallel second troughs in the epitaxial layer; forming a gate dielectric layer substantially adjacent to sidewall regions of the second troughs; forming a conductive layer in the second troughs; removing a portion of the conductive layer in the second troughs such that floating gate regions are formed along the sidewall regions therein and separated from the sidewall regions by the gate dielectric layer; forming an intergate dielectric layer on exposed portions of the floating gate regions in the second troughs; forming control line regions between opposing floating gate regions in the second troughs and separated from the floating gate regions in the second troughs by the intergate dielectric layer; and forming an inverter in communication with the AND plane and the OR plane; and forming a driver in communication with the AND plane and the OR plane.
Claim 27
Dependent Claim
13 words
The method of claim 20 , wherein the substrate is a bulk semiconductor.
Claim 28
Dependent Claim
13 words
The method of claim 20 , wherein the substrate includes a semiconductor-on-insulator portion.
Claim 29
Dependent Claim
19 words
The method of claim 20 , further comprising forming an insulating layer undercutting semiconductor regions between the first troughs.
Claim 30
Independent Claim
251 words
A method of forming a programmable logic array on a substrate, the method comprising the steps of: forming an AND plane and an OR plane, comprising: forming a first source and drain layer at a surface of the substrate; forming a semiconductor epitaxial layer on the first source and drain layer; forming a second source and drain layer at a surface of the epitaxial layer; etching, in a first direction, a plurality of substantially parallel first troughs in the epitaxial layer; forming an insulator in the first troughs; etching, in a second direction that is substantially orthogonal to the first direction, a plurality of substantially parallel second troughs in the epitaxial layer; forming a gate dielectric layer substantially adjacent to sidewall regions of the second troughs; forming a conductive layer in the second troughs; removing a portion of the conductive layer in the second troughs such that floating gate regions are formed along the sidewall regions therein and separated from the sidewall regions by the gate dielectric layer; forming an intergate dielectric layer on exposed portions of the floating gate regions in the second troughs; forming split control line regions between opposing floating gate regions in the second troughs; separating from the floating gate regions in the second troughs by the intergate dielectric layer; separating the split control lines by the intergate dielectric layer; forming an inverter in communication with the AND plane and the OR plane; and forming a driver in communication with the AND plane and the OR plane.
Claim 31
Independent Claim
251 words
A method of forming a programmable logic array on a substrate, the method comprising the steps of: forming an AND plane and an OR plane, comprising: forming a first source and drain layer at a surface of the substrate; forming a semiconductor epitaxial layer on the first source and drain layer; forming a second source and drain layer at a surface of the epitaxial layer; etching, in a first direction, a plurality of substantially parallel first troughs in the epitaxial layer; forming an insulator in the first troughs; etching, in a second direction that is substantially orthogonal to the first direction, a plurality of substantially parallel second troughs in the epitaxial layer; forming a gate dielectric layer substantially adjacent to sidewall regions of the second troughs; forming a conductive layer in the second troughs; removing a portion of the conductive layer in the second troughs such that floating gate regions are formed along the sidewall regions therein and separated from the sidewall regions by the gate dielectric layer; forming an intergate dielectric layer on exposed portions of the floating gate regions in the second troughs; forming split control line regions between opposing floating gate regions in the second troughs; separating from the floating gate regions in the second troughs by the intergate dielectric layer; separating the split control lines by the intergate dielectric layer; forming an inverter in communication with the AND plane and the OR plane; and forming a driver in communication with the AND plane and the OR plane.
Claim 32
Dependent Claim
13 words
The method of claim 24 , wherein the substrate is a bulk semiconductor.
Claim 33
Dependent Claim
13 words
The method of claim 24 , wherein the substrate includes a semiconductor-on-insulator portion.
Claim 34
Dependent Claim
19 words
The method of claim 24 , further comprising forming an insulating layer undercutting semiconductor regions between the first troughs.
References Cited (Backward Citations)
US3657575A
Cited
US3806741A
Cited
US4965651A
Cited
US4020364A
Cited
US3931617A
Cited
US4716314A
Cited
US4051354A
Cited
US4252579A
Cited
US4313106A
Cited
US4617649B1
Cited
US4617649A
Cited
US4604162A
Cited
US5208657A
Cited
US4630088A
Cited
US4761768A
Cited
US4766569A
Cited
US5102817A
Cited
US4673962A
Cited
US4677589A
Cited
US4740826A
Cited
US4663831A
Cited
US4845537A
Cited
US5017504A
Cited
US5427972A
Cited
US4929988A
Cited
US4920515A
Cited
US4949138A
Cited
US5001526A
Cited
US4888735A
Cited
US5072269A
Cited
US4906590A
Cited
US5057896A
Cited
US4958318A
Cited
US5327380A
Cited
US5327380B1
Cited
US4920065A
Cited
US5021355A
Cited
US5028977A
Cited
US5316962A
Cited
US5083047A
Cited
US5006909A
Cited
US5010386A
Cited
US5410169A
Cited
US5216266A
Cited
US5107459A
Cited
US5276343A
Cited
US5177576A
Cited
US5378914A
Cited
US4987089A
Cited
US5087581A
Cited
US5140388A
Cited
US5223081A
Cited
US5110752A
Cited
US5341331A
Cited
US5202278A
Cited
US5376575A
Cited
US5504357A
Cited
US5221867A
Cited
US5177028A
Cited
US5128831A
Cited
US5191509A
Cited
US5329481A
Cited
US5156987A
Cited
US5451538A
Cited
JP2000164883A
Cited
US5528062A
Cited
US5466625A
Cited
US5292676A
Cited
US5320880A
Cited
US5414288A
Cited
US5385853A
Cited
US5379255A
Cited
US5266514A
Cited
US5422499A
Cited
US5409563A
Cited
US5416350A
Cited
US5391911A
Cited
US5438009A
Cited
US5616934A
Cited
US5519236A
Cited
US5385854A
Cited
US5392245A
Cited
US5644540A
Cited
US5640642A
Cited
US5445986A
Cited
US5460316A
Cited
US5382540A
Cited
US5483094A
Cited
US5612559A
Cited
US5443992A
Cited
US5393704A
Cited
US5396093A
Cited
US5492853A
Cited
US5451889A
Cited
US5574299A
Cited
US5502629A
Cited
US5460988A
Cited
US5414287A
Cited
US5495441A
Cited
US5780888A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-11-25 | 2006-05-27 | 2006-11-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-11-25 | 2010-05-27 | 2010-11-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-11-25 | 2014-05-27 | 2014-11-26 | $7700.00 | Window Closed / Lapsed |