US4888735A
Expired / Lapsed
US
⏱️ 0.0 years remaining
ROM cell and array configuration
Assignee: Promos Technologies Inc
•
Filing: 1988-04-28
•
Granted: 1989-12-19
•
Expires: 2008-04-28
Abstract
Abstract An EPROM structure incorporating Vss isolation transistors having gates on wordlines shared by respective rows of conventional self-aligned EPROM cells, and having source and drain regions connected in series between EPROM cell source regions and the ground Vss terminal. An isolation transistor becomes conductive only when an EPROM cell sharing its wordline is selected. During programming, otherwise possible leakage current through unselected cells sharing the selected bitline is blocked by the Vss isolation transistor. Only one unselected adjacent cell, which shares a common source region with the selected cell, can leak. This leakage, if properly suppressed and compensated, has no disturbance on the unselected or selected cells during array programming. The EPROM cell drain punchthrough voltage and channel length can thus be reduced to obtain ROM and EPROM cells with low threshold voltages, low drain programming voltages, short programming times, low cell junction and bitline capacitances, and high read currents. EPROM-type products can be constructed with single low power supplies, on-chip high voltage pumping and high speed read and programming. Additional rows of shared isolation transistors can be formed by adding extra poly(2) lines in parallel to the wordlines betwen EPROM source diffusions to achieve fuller programming isolation. This cell and array isolation configuration can be extended to flash EEPROM type products. The cell and array configuration of the present invention can also be embodied in ROM type products by omitting the poly(1) floating gates underneath the poly(2) worlines in ROM cells.
Inventors
- 👤 Wung K. Lee
- 👤 Stephen S. Chiao
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 21:41
CPC Classifications
C; C05; C05F; C05F11/00; G; G11; G11C; G11C17/00; G11C17/08; G11C17/10; G11C17/12; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0416; G11C16/0425; G11C16/06; G11C16/10; H; H10; H10B; H10B69/00
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
224 words
A ROM structure comprising: a plurality of ROM cells, each including a transistor having a gate electrode with opposite sidewalls, a channel ending in junctions self-aligned under respective ones of said sidewalls, a source region and a drain region extending from opposite end junctions of said channel, said ROM transistors being arranged in rows and columns as an array, ROM transistors within each said row having their gate electrodes inter-connected by a respective wordline to the gate electrodes of the ROM transistors in the other columns of its row and ROM transistors within each said column having their drain regions inter-connected by a respective bitline to the drain regions of the ROM transistors in the other rows of that column, characterized in that said structure further includes in each row at least the MOS isolation transistor which has a gate electrode connected to the wordline in that row, has a drain region connected to the source regions of the ROM transistors in that row, and has a source region connected to a ground potential terminal, whereby a reading potential applied to a selected wordline causes an isolation transistor which has its gate electrode connected thereto to conduct current from the ROM transistor source regions connected to the drain region of said isolation transistor through said isolation transistor and hence to said ground potential terminal.
Claim 2
Dependent Claim
224 words
A ROM structure comprising: a plurality of ROM cells, each including a transistor having a gate electrode with opposite sidewalls, a channel ending in junctions self-aligned under respective ones of said sidewalls, a source region and a drain region extending from opposite end junctions of said channel, said ROM transistors being arranged in rows and columns as an array, ROM transistors within each said row having their gate electrodes inter-connected by a respective wordline to the gate electrodes of the ROM transistors in the other columns of its row and ROM transistors within each said column having their drain regions inter-connected by a respective bitline to the drain regions of the ROM transistors in the other rows of that column, characterized in that said structure further includes in each row at least the MOS isolation transistor which has a gate electrode connected to the wordline in that row, has a drain region connected to the source regions of the ROM transistors in that row, and has a source region connected to a ground potential terminal, whereby a reading potential applied to a selected wordline causes an isolation transistor which has its gate electrode connected thereto to conduct current from the ROM transistor source regions connected to the drain region of said isolation transistor through said isolation transistor and hence to said ground potential terminal.
Claim 3
Dependent Claim
94 words
A structure as in claim 1 wherein said ROM and isolation transistors are formed from a semiconductor substrate, each said wordline is a straight conductor, and is parallel to, and separated by a predetermined space from, wordlines in adjacent rows, said ROM transistor drain regions and said isolation transistor source regions are discrete regions formed in said substrate in respective columns in first alternate spaces between said wordlines, and said ROM transistor source regions and said isolation transistor drain regions are common regions formed in said substrate in second alternate spaces between said wordlines.
Claim 4
Dependent Claim
34 words
A structure as in claim 1 wherein said ROM transistors are ultraviolet light erasable EPROM transistors, said gate electrodes are control gate electrodes, and each said EPROM transistor further comprises a floating gate electrode.
Claim 5
Dependent Claim
107 words
A structure as in claim 3 wherein said EPROM transistors comprise flash EEPROM transistors, additional isolation transistors are formed by extra poly2 lines formed between EEPROM transistor common source regions in the middle of said second alternate spaces between adjacent rows of EEPROM cells, and are adapted to be either biased to the ground potential to better isolate unselected flash EEPROM transistors during selected EEPROM transistor programming, or to be biased to VCC to reduce Vss series resistance during selected EEPROM transistor reading, or to be biased to the ground potential to block possible leakage current from un-selected over-erased flash EEPROM transistors during selected EEPROM transistor reading.
Claim 6
Dependent Claim
42 words
A structure as in claim 4 wherein each said EEPROM transistor drain region is double-diffused for increased drain break-down voltage and decreased drain leakage current during electrical flash erasure, and wherein each said channel has a short length for more efficient programming.
Claim 7
Dependent Claim
32 words
An EPROM structure as in claim 3 wherein said EPROM transistor source regions and said isolation transistor drain regions are formed in said substrate spanning multiple columns in said second alternate spaces.
Claim 8
Dependent Claim
61 words
An EPROM structure as in claim 3 wherein said EPROM transistors have a BVDSS below the EPROM transistor drain programming voltage while EPROM transistors having their gate electrode connected to a non-selected wordline, their drain region connected to the selected bitline, and their source region not connected to the source region of a selected transistor do not conduct BVDSS leakage current.
Claim 9
Dependent Claim
59 words
An EPROM structure as recited in claim 7 formed from a semiconductor substrate wherein said channel has its conductivity adjusted to a low switching threshold by a blanket-implanted light dosage of boron without using an ion implantation mask to shield whatever other devices are generally formed around the periphery of said array in a substrate with said EPROM transistors.
Claim 10
Dependent Claim
44 words
An EPROM structure as in claim 7 wherein each said EPROM transistor is programmed by the application of about 6 volts to the drain region and concurrent application of a maximum of about 14 volts to the control gate electrode of said EPROM transistor.
Claim 11
Dependent Claim
47 words
An EPROM structure as in claim 9 wherein each said EPROM transistor is programmed by the application initially of a maximum of about 14 volts to said control gate electrode followed by the application supplementarily of about 6 volts to said drain region of said EPROM transistor.
Claim 12
Dependent Claim
30 words
An EPROM structure as in claim 10 further comprising charge pump means for providing the gate programming voltage from a low voltage supply used for the drain programming voltage Vcc.
Claim 13
Dependent Claim
50 words
An EPROM structure as in claim 10 wherein said EPROM transistors are selectively programmable by applying a programming voltage on the bitline to the drain region of the selected transistor while the source region of said selected transistor is connected through multiple paths in parallel to said ground potential terminal.
Claim 14
Dependent Claim
46 words
An EPROM structure as in claim 12 comprising in each column a YMUX transistor having a source region and a drain region coupled between the respective bitline and said ground potential terminal, for connecting unselected bitlines in parallel to said ground terminal during programming or reading.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-12-18 | 1993-06-19 | 1993-12-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-12-18 | 1997-06-19 | 1997-12-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-12-18 | 2001-06-19 | 2001-12-19 | $7700.00 | Window Closed / Lapsed |