US5221867A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable logic array with internally generated precharge and evaluation timing
Assignee: Intel Corp
•
Filing: 1991-10-11
•
Granted: 1993-06-22
•
Expires: 2011-10-11
Abstract
Abstract Timing signals governing the precharge and evaluation phases of a PLA are generated by internal circuitry so that the PLA can be maintained in a fully static mode without destroying data integrity and without dissipating a significant amount of power. "Dummy" lines connected at every programmable intersection are added to the PLA to provide a measure of the maximum propagation delay. The evaluation phase of the PLA is terminated closely following the maximum propagation delay and precharging is begun soon thereafter. The timing ensures that evaluation completes, valid data is latched and the PLA is returned to a precharge condition even if the phase clock signals are suspended and regardless of the states of the phase clock signals when suspended.
Inventors
- 👤 Sundari Mitra
- 👤 Brad Heaney
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:43
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17704; H03K19/17708; H03K19/17716; H03K19/1772
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
222 words
An improved PLA of the type having an input array comprising a plurality of word lines, an output array comprising a plurality of bit lines, a plurality of minterm lines interconnecting the input and output arrays and having first and second timing signals for controlling an evaluation phase and a precharge phase respectively, wherein the improvement comprises: delay measurement means for measuring a maximum propagation delay through the PLA: first circuit means coupled to the delay measurement means and receiving the first timing signal as an input for generating an evaluation control signal such that the evaluation phase begins substantially concurrently with a change of state of the first timing signal and ends after the maximum propagation delay of the PLA, wherein the first circuit means comprises a latch circuit coupled to the delay measurement means, first delay means coupled to the latch circuit for adding a first incremental additional delay to the maximum propagation delay, and a first gate circuit coupled to the first delay means and to the first timing signal: second circuit means coupled to the delay measurement means and receiving the second timing signal s an input for generating a precharge control signal such that the precharge phase begins after the evaluation phase ends and ends substantially concurrently with a change of state of the second timing signal.
Claim 2
Dependent Claim
222 words
An improved PLA of the type having an input array comprising a plurality of word lines, an output array comprising a plurality of bit lines, a plurality of minterm lines interconnecting the input and output arrays and having first and second timing signals for controlling an evaluation phase and a precharge phase respectively, wherein the improvement comprises: delay measurement means for measuring a maximum propagation delay through the PLA: first circuit means coupled to the delay measurement means and receiving the first timing signal as an input for generating an evaluation control signal such that the evaluation phase begins substantially concurrently with a change of state of the first timing signal and ends after the maximum propagation delay of the PLA, wherein the first circuit means comprises a latch circuit coupled to the delay measurement means, first delay means coupled to the latch circuit for adding a first incremental additional delay to the maximum propagation delay, and a first gate circuit coupled to the first delay means and to the first timing signal: second circuit means coupled to the delay measurement means and receiving the second timing signal s an input for generating a precharge control signal such that the precharge phase begins after the evaluation phase ends and ends substantially concurrently with a change of state of the second timing signal.
Claim 3
Dependent Claim
36 words
The PLA of claim 1 wherein the delay measurement means comprises a dummy input line coupled to substantially all of the minterm lines and a dummy output line coupled to substantially all of the minterm lines.
Claim 4
Dependent Claim
49 words
The PLA of claim 1 wherein the second circuit means comprises second delay means coupled to the first delay means for adding a second incremental additional delay to the maximum propagation delay and a second gate circuit coupled to the second delay means and to the second timing signal.
Claim 5
Dependent Claim
16 words
The PLA of claim 3 wherein the first gate circuit comprises a clock qualified AND gate.
Claim 6
Dependent Claim
21 words
The PLA of claim 4 wherein the first gate circuit comprises an input buffer stage having two transfer gates in series.
Claim 7
Dependent Claim
23 words
The PLA of claim 3 wherein the first and second delay means comprise a plurality of gates constructed with long channel length transistors.
Claim 8
Independent Claim
166 words
A method for controlling operation of a PLA of the type having an input array comprising a plurality of word lines, an output array comprising a plurality of bit lines, a plurality of minterm lines interconnecting the input and output arrays and having first and second timing signals for controlling an evaluation phase and a precharge phase respectively, comprising the steps of: determining a maximum propagation delay through the PLA; generating an evaluation control signal such that the evaluation phase begins substantially concurrently with a change of state of the first timing signal and ends after the maximum propagation delay of the PLA; generating a precharge control signal such that the precharge phase begins after the evaluation phase ends and ends substantially concurrently with a change of state of the second timing signal; whereby if the first and second timing signals are stopped, the PLA will remain in the precharge phase regardless of the respective states which the first and second timing signals have when stopped.
Claim 9
Independent Claim
166 words
A method for controlling operation of a PLA of the type having an input array comprising a plurality of word lines, an output array comprising a plurality of bit lines, a plurality of minterm lines interconnecting the input and output arrays and having first and second timing signals for controlling an evaluation phase and a precharge phase respectively, comprising the steps of: determining a maximum propagation delay through the PLA; generating an evaluation control signal such that the evaluation phase begins substantially concurrently with a change of state of the first timing signal and ends after the maximum propagation delay of the PLA; generating a precharge control signal such that the precharge phase begins after the evaluation phase ends and ends substantially concurrently with a change of state of the second timing signal; whereby if the first and second timing signals are stopped, the PLA will remain in the precharge phase regardless of the respective states which the first and second timing signals have when stopped.
References Cited (Backward Citations)
US4611133A
Cited
US4914633A
Cited
US4697105A
Cited
US4760290A
Cited
US4893033A
Cited
US5003501A
Cited
US4990801A
Cited
US5083047A
Cited
US5101122A
Cited
US5121005A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-06-21 | 1996-12-21 | 1997-06-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-06-21 | 2000-12-21 | 2001-06-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-06-21 | 2004-12-21 | 2005-06-22 | $7700.00 | Window Closed / Lapsed |