Patent US6504201B1 successfully refreshed from Google Patents.
US6504201B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory cell having a vertical transistor with buried source/drain and dual gates
Assignee: Micron Technology Inc
•
Filing: 2000-08-30
•
Granted: 2003-01-07
•
Expires: 2020-08-30
Abstract
Abstract An integrated circuit and fabrication method includes a memory cell for a dynamic random access memory (DRAM). Vertically oriented access transistors are formed on semiconductor pillars on buried bit lines. Buried first and second gates are provided for each access transistor on opposing sides of the pillars. Buried word lines extend in trenches orthogonal to the bit lines. The buried word lines interconnect ones of the first and second gates. In one embodiment, unitary gates are interposed and shared between adjacent pillars for gating the transistors therein. In another embodiment, separate split gates are interposed between and provided to the adjacent pillars for separately gating the transistors therein. In one embodiment, the memory cell has a surface area that is approximately 4 F 2 , where F is a minimum feature size. Bulk-semiconductor and semiconductor-on-insulator (SOI) embodiments are provided.
Inventors
- 👤 Wendell P. Noble
- 👤 Leonard Forbes
- 👤 Kie Y. Ahn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 11:00
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/05; H10B12/053; H10B12/30; H10B12/48; H10B12/488
Claims Analysis
Total Claims: 35
Claim 1
Independent Claim
273 words
A memory array, comprising: a substrate; a plurality of semiconductor pillars that extend outwardly from a working surface of the substrate, each pillar having a plurality of sides including a first side opposite a second side, each pillar having a first source/drain region, a body formed vertically on the first source/drain region, and a second source/drain region formed vertically on the body, the first and second source/drain regions and the body of each pillar forming portions of an access transistor for a memory cell, the pillars being arranged in an array including a plurality of columns separated by first trenches and a plurality of rows separated by second trenches extending orthogonally to the first trenches, the first and second sides of the pillars in each row of pillars facing adjacent second trenches; a plurality of bit lines, each bit line electrically interconnecting one of the first and the second source/drain regions of each of the pillars in one of the columns of the array; and a pair of electrically-isolated word lines on opposite sides of each second trench, a first word line of each pair disposed adjacent to the first sides of the pillars in the row of pillars on a first side of the respective second trench to form a first gate for those pillars, a second word line of each pair disposed adjacent to the second sides of the pillars in the row of pillars on a second side of the respective second trench to form a second gate for those pillars, whereby each pillar has first and second gates associated with the first and second sides of that pillar, respectively.
Claim 2
Dependent Claim
273 words
A memory array, comprising: a substrate; a plurality of semiconductor pillars that extend outwardly from a working surface of the substrate, each pillar having a plurality of sides including a first side opposite a second side, each pillar having a first source/drain region, a body formed vertically on the first source/drain region, and a second source/drain region formed vertically on the body, the first and second source/drain regions and the body of each pillar forming portions of an access transistor for a memory cell, the pillars being arranged in an array including a plurality of columns separated by first trenches and a plurality of rows separated by second trenches extending orthogonally to the first trenches, the first and second sides of the pillars in each row of pillars facing adjacent second trenches; a plurality of bit lines, each bit line electrically interconnecting one of the first and the second source/drain regions of each of the pillars in one of the columns of the array; and a pair of electrically-isolated word lines on opposite sides of each second trench, a first word line of each pair disposed adjacent to the first sides of the pillars in the row of pillars on a first side of the respective second trench to form a first gate for those pillars, a second word line of each pair disposed adjacent to the second sides of the pillars in the row of pillars on a second side of the respective second trench to form a second gate for those pillars, whereby each pillar has first and second gates associated with the first and second sides of that pillar, respectively.
Claim 3
Dependent Claim
29 words
The memory array of claim 1 , wherein each bit line is disposed between the bodies of the pillars in the respective column of the array and the substrate.
Claim 4
Dependent Claim
29 words
The memory array of claim 1 , wherein the first source/drain region of each pillar includes a less heavily doped portion and a more heavily doped bit line portion.
Claim 5
Dependent Claim
19 words
The memory array of claim 1 , wherein each pillar extends outwardly from an insulating portion of the substrate.
Claim 6
Dependent Claim
19 words
The memory array of claim 1 , wherein each pillar extends outwardly from a semiconductor portion of the substrate.
Claim 7
Dependent Claim
25 words
The memory array of claim 1 , further comprising a storage capacitor coupled to one of the first and second source/drain regions of each pillar.
Claim 8
Dependent Claim
42 words
The memory array of claim 1 , further comprising a first insulating layer disposed between the first gate and the first side of each pillar, and a second insulating layer disposed between the second gate and the second side of each pillar.
Claim 9
Dependent Claim
248 words
A memory device, comprising: an array of memory cells having a plurality of columns and a plurality of rows, each cell comprising an access transistor including a semiconductor pillar with body and first and second source/drain regions, and first and second gates disposed adjacent to opposing sides of the pillar; a plurality of bit lines, each bit line electrically interconnecting one of the first and the second source/drain regions of each of the pillars in one of the columns of the array; a plurality of first word line pairs, the first word line pairs disposed in first trenches extending orthogonal to the bit lines between adjacent rows of cells, each first word line in the first word line pair electrically isolated from the other first word line in the first word line pair; and a plurality of second word line pairs, interdigitated with the first word line pairs, the second word line pairs disposed in second trenches extending orthogonal to the bit lines between adjacent rows of cells, each second word line in the second word line pair electrically isolated from the other second word line in the second word line pair, wherein the first gate of each access transistor is addressed by one of the first word lines disposed in the first trench that is adjacent to that access transistor, and the second gate of each access transistor is addressed by one of the second word lines disposed in the second trench adjacent to that access transistor.
Claim 10
Dependent Claim
248 words
A memory device, comprising: an array of memory cells having a plurality of columns and a plurality of rows, each cell comprising an access transistor including a semiconductor pillar with body and first and second source/drain regions, and first and second gates disposed adjacent to opposing sides of the pillar; a plurality of bit lines, each bit line electrically interconnecting one of the first and the second source/drain regions of each of the pillars in one of the columns of the array; a plurality of first word line pairs, the first word line pairs disposed in first trenches extending orthogonal to the bit lines between adjacent rows of cells, each first word line in the first word line pair electrically isolated from the other first word line in the first word line pair; and a plurality of second word line pairs, interdigitated with the first word line pairs, the second word line pairs disposed in second trenches extending orthogonal to the bit lines between adjacent rows of cells, each second word line in the second word line pair electrically isolated from the other second word line in the second word line pair, wherein the first gate of each access transistor is addressed by one of the first word lines disposed in the first trench that is adjacent to that access transistor, and the second gate of each access transistor is addressed by one of the second word lines disposed in the second trench adjacent to that access transistor.
Claim 11
Dependent Claim
30 words
The memory device of claim 8 , wherein each bit line is disposed between the bodies of the pillars in the respective column of the array and a semiconductor substrate.
Claim 12
Dependent Claim
29 words
The memory device of claim 8 , wherein the first source/drain region of each pillar includes a less heavily doped portion and a more heavily doped bit line portion.
Claim 13
Dependent Claim
23 words
The memory device of claim 8 , further comprising a substrate, wherein each pillar extends outwardly from an insulating portion of the substrate.
Claim 14
Dependent Claim
23 words
The memory device of claim 8 , further comprising a substrate, wherein each pillar extends outwardly from a semiconductor portion of the substrate.
Claim 15
Dependent Claim
29 words
The memory device of claim 8 , wherein each cell further comprises a storage capacitor coupled to one of the first and second source/drain regions of the respective pillar.
Claim 16
Dependent Claim
26 words
The memory device of claim 8 , wherein adjacent columns of cells are separated by third trenches that extend orthogonally to the first and second trenches.
Claim 17
Dependent Claim
189 words
An integrated circuit, comprising: a substrate; a pillar of semiconductor material that extends outwardly from a surface of the substrate, and that has an upper surface and a plurality of sides including opposing first and second sides; an access transistor having a vertically-stacked body and first and second source/drain regions formed within the pillar, and also having a first gate associated with the first side of the pillar and a second gate associated with the second side of the pillar; a storage capacitor coupled to a first one of the first and second source/drain regions; a bit line coupled to a second one of the first and second source/drain regions; a first word line disposed in a first trench extending orthogonal to the bit line on the first side of the pillar, wherein the first word line provides control of the first gate; and a second word line disposed in a second trench extending orthogonal to the bit line on the second side of the pillar, the second word line being electrically isolated from the first word line, wherein the second word line provides control of the second gate.
Claim 18
Dependent Claim
189 words
An integrated circuit, comprising: a substrate; a pillar of semiconductor material that extends outwardly from a surface of the substrate, and that has an upper surface and a plurality of sides including opposing first and second sides; an access transistor having a vertically-stacked body and first and second source/drain regions formed within the pillar, and also having a first gate associated with the first side of the pillar and a second gate associated with the second side of the pillar; a storage capacitor coupled to a first one of the first and second source/drain regions; a bit line coupled to a second one of the first and second source/drain regions; a first word line disposed in a first trench extending orthogonal to the bit line on the first side of the pillar, wherein the first word line provides control of the first gate; and a second word line disposed in a second trench extending orthogonal to the bit line on the second side of the pillar, the second word line being electrically isolated from the first word line, wherein the second word line provides control of the second gate.
Claim 19
Dependent Claim
36 words
The integrated circuit of claim 15 , wherein the first and second word lines are disposed beneath the upper surface of the pillar, and the storage capacitor is disposed above the upper surface of the pillar.
Claim 20
Dependent Claim
23 words
The integrated circuit of claim 15 , wherein the bit line is disposed between the body of the access transistor and the substrate.
Claim 21
Dependent Claim
30 words
The integrated circuit of claim 15 , wherein the first source/drain region of the access transistor includes a less heavily doped portion and a more heavily doped bit line portion.
Claim 22
Dependent Claim
30 words
The integrated circuit of claim 15 , wherein the first source/drain region of the access transistor includes a less heavily doped portion and a more heavily doped bit line portion.
Claim 23
Dependent Claim
32 words
The integrated circuit of claim 15 , wherein the pillar also has opposing third and fourth sides, and the third and fourth sides face a third trench and a fourth trench, respectively.
Claim 24
Dependent Claim
310 words
A memory array, comprising: a substrate; an array of semiconductor pillars that extend outwardly from a working surface of the substrate, each pillar having a plurality of sides including a first side opposite a second side, each pillar having a first source/drain region, a body formed vertically on the first source/drain region, and a second source/drain region formed vertically on the body, the first and second source/drain regions and the body of each pillar forming portions of an access transistor for a memory cell, the array including at least one column including a first pillar, a second pillar separated from the first pillar by a first trench, and a third pillar separated from the second pillar by a second trench, the first and second sides of the second pillar facing the first and second trenches, respectively; a bit line electrically interconnecting one of the first and the second source/drain regions of the first pillar, the second pillar and the third pillar; a pair of electrically-isolated first word lines on opposite sides of the first trench, a first word line of the pair of first word lines disposed adjacent to the second side of the first pillar to form a gate for the first pillar, and a second word line of the pair of first word lines disposed adjacent to the first side of the second pillar to form a first gate for the second pillar; and a pair of electrically-isolated second word lines on opposite sides of the second trench, a first word line of the pair of second word lines disposed adjacent to the second side of the second pillar to form a second gate for the second pillar, and a second word line of the pair of second word lines disposed adjacent to the first side of the third pillar to form a gate for the third pillar.
Claim 25
Dependent Claim
310 words
A memory array, comprising: a substrate; an array of semiconductor pillars that extend outwardly from a working surface of the substrate, each pillar having a plurality of sides including a first side opposite a second side, each pillar having a first source/drain region, a body formed vertically on the first source/drain region, and a second source/drain region formed vertically on the body, the first and second source/drain regions and the body of each pillar forming portions of an access transistor for a memory cell, the array including at least one column including a first pillar, a second pillar separated from the first pillar by a first trench, and a third pillar separated from the second pillar by a second trench, the first and second sides of the second pillar facing the first and second trenches, respectively; a bit line electrically interconnecting one of the first and the second source/drain regions of the first pillar, the second pillar and the third pillar; a pair of electrically-isolated first word lines on opposite sides of the first trench, a first word line of the pair of first word lines disposed adjacent to the second side of the first pillar to form a gate for the first pillar, and a second word line of the pair of first word lines disposed adjacent to the first side of the second pillar to form a first gate for the second pillar; and a pair of electrically-isolated second word lines on opposite sides of the second trench, a first word line of the pair of second word lines disposed adjacent to the second side of the second pillar to form a second gate for the second pillar, and a second word line of the pair of second word lines disposed adjacent to the first side of the third pillar to form a gate for the third pillar.
Claim 26
Dependent Claim
30 words
The memory array of claim 21 , wherein the bit line is disposed between the bodies of the first pillar, the second pillar and the third pillar, and the substrate.
Claim 27
Dependent Claim
33 words
The memory array of claim 21 , wherein the first source/drain region of each of the first pillar, the second pillar and the third pillar includes a more heavily doped bit line portion.
Claim 28
Dependent Claim
31 words
The memory array of claim 21 , further comprising a storage capacitor coupled to one of the first and second source/drain regions of each of the first, second and third pillars.
Claim 29
Dependent Claim
182 words
A memory device, comprising: a substrate; an array of memory cells arranged in columns and rows on the substrate, adjacent pairs of columns separated by column trenches and adjacent pairs of rows separated by row trenches, each cell comprising a storage capacitor and an access transistor, each access transistor including a semiconductor pillar forming a vertically-stacked body region and first and second source/drain regions, and including first and second gates disposed adjacent to opposing sides of the pillar; a plurality of bit lines, each bit line electrically interconnecting one of the first and second source/drain regions of each of the pillars in one of the columns of the array; and a pair of electrically-isolated word lines disposed in each of the row trenches, the first gate of each access transistor controlled by one word line of the pair of word lines disposed in the row trench on one side of the pillar, the second gate of each access transistor controlled by one word line of the pair of word lines disposed in the row trench on the opposing side of the pillar.
Claim 30
Dependent Claim
182 words
A memory device, comprising: a substrate; an array of memory cells arranged in columns and rows on the substrate, adjacent pairs of columns separated by column trenches and adjacent pairs of rows separated by row trenches, each cell comprising a storage capacitor and an access transistor, each access transistor including a semiconductor pillar forming a vertically-stacked body region and first and second source/drain regions, and including first and second gates disposed adjacent to opposing sides of the pillar; a plurality of bit lines, each bit line electrically interconnecting one of the first and second source/drain regions of each of the pillars in one of the columns of the array; and a pair of electrically-isolated word lines disposed in each of the row trenches, the first gate of each access transistor controlled by one word line of the pair of word lines disposed in the row trench on one side of the pillar, the second gate of each access transistor controlled by one word line of the pair of word lines disposed in the row trench on the opposing side of the pillar.
Claim 31
Dependent Claim
30 words
The memory device of claim 25 , wherein each bit line is disposed between the body regions of the pillars in the respective column of the array and the substrate.
Claim 32
Dependent Claim
284 words
A memory array, comprising: a substrate; a plurality of semiconductor pillars that extend outwardly from a working surface of the substrate, each pillar having a plurality of sides including a first side opposite a second side, each pillar having a first source/drain region, a body formed vertically on the first source/drain region, and a second source/drain region formed vertically on the body, the first and second source/drain regions and the body of each pillar forming portions of an access transistor for a memory cell, the pillars being arranged in an array including a plurality of columns separated by first trenches and a plurality of rows separated by second trenches extending orthogonally to the first trenches, the first and second sides of the pillars in each row of pillars facing adjacent second trenches; a plurality of bit lines, each bit line electrically interconnecting one of the first and the second source/drain regions of each of the pillars in one of the columns of the array, each bit line being at least partially disposed in the substrate; and a pair of electrically-isolated word lines on opposite sides of each second trench, a first word line of each pair disposed adjacent to the first sides of the pillars in the row of pillars on a first side of the respective second trench to form a first gate for those pillars, a second word line of each pair disposed adjacent to the second sides of the pillars in the row of pillars on a second side of the respective second trench to form a second gate for those pillars, whereby each pillar has first and second gates associated with the first and second sides of that pillar, respectively.
Claim 33
Dependent Claim
284 words
A memory array, comprising: a substrate; a plurality of semiconductor pillars that extend outwardly from a working surface of the substrate, each pillar having a plurality of sides including a first side opposite a second side, each pillar having a first source/drain region, a body formed vertically on the first source/drain region, and a second source/drain region formed vertically on the body, the first and second source/drain regions and the body of each pillar forming portions of an access transistor for a memory cell, the pillars being arranged in an array including a plurality of columns separated by first trenches and a plurality of rows separated by second trenches extending orthogonally to the first trenches, the first and second sides of the pillars in each row of pillars facing adjacent second trenches; a plurality of bit lines, each bit line electrically interconnecting one of the first and the second source/drain regions of each of the pillars in one of the columns of the array, each bit line being at least partially disposed in the substrate; and a pair of electrically-isolated word lines on opposite sides of each second trench, a first word line of each pair disposed adjacent to the first sides of the pillars in the row of pillars on a first side of the respective second trench to form a first gate for those pillars, a second word line of each pair disposed adjacent to the second sides of the pillars in the row of pillars on a second side of the respective second trench to form a second gate for those pillars, whereby each pillar has first and second gates associated with the first and second sides of that pillar, respectively.
Claim 34
Dependent Claim
193 words
A memory device, comprising: a substrate; an array of memory cells arranged in columns and rows on the substrate, adjacent pairs of columns separated by column trenches and adjacent pairs of rows separated by row trenches, each cell comprising a storage capacitor and an access transistor, each access transistor including a semiconductor pillar forming a vertically-stacked body region and first and second source/drain regions, and including first and second gates disposed adjacent to opposing sides of the pillar; a plurality of bit lines, each bit line electrically interconnecting one of the first and second source/drain regions of each of the pillars in one of the columns of the array, each bit line being at least partially disposed in the substrate; and a pair of electrically-isolated word lines disposed in each of the row trenches, the first gate of each access transistor controlled by one word line of the pair of word lines disposed in the row trench on one side of the pillar, the second gate of each access transistor controlled by one word line of the pair of word lines disposed in the row trench on the opposing side of the pillar.
Claim 35
Dependent Claim
193 words
A memory device, comprising: a substrate; an array of memory cells arranged in columns and rows on the substrate, adjacent pairs of columns separated by column trenches and adjacent pairs of rows separated by row trenches, each cell comprising a storage capacitor and an access transistor, each access transistor including a semiconductor pillar forming a vertically-stacked body region and first and second source/drain regions, and including first and second gates disposed adjacent to opposing sides of the pillar; a plurality of bit lines, each bit line electrically interconnecting one of the first and second source/drain regions of each of the pillars in one of the columns of the array, each bit line being at least partially disposed in the substrate; and a pair of electrically-isolated word lines disposed in each of the row trenches, the first gate of each access transistor controlled by one word line of the pair of word lines disposed in the row trench on one side of the pillar, the second gate of each access transistor controlled by one word line of the pair of word lines disposed in the row trench on the opposing side of the pillar.
References Cited (Backward Citations)
US4965651A
Cited
US4020364A
Cited
US3931617A
Cited
US4716314A
Cited
US4051354A
Cited
US4252579A
Cited
US4604162A
Cited
US5208657A
Cited
US4630088A
Cited
US4761768A
Cited
US4766569A
Cited
US5102817A
Cited
US4673962A
Cited
US4677589A
Cited
US4663831A
Cited
US4701423A
Cited
US4845537A
Cited
US5017504A
Cited
US5427972A
Cited
US4929988A
Cited
US4949138A
Cited
US5001526A
Cited
US5072269A
Cited
US4906590A
Cited
US5057896A
Cited
US4958318A
Cited
US5327380A
Cited
US4920065A
Cited
US5327380B1
Cited
US5021355A
Cited
US5028977A
Cited
US5316962A
Cited
US5181089A
Cited
US5083047A
Cited
US5006909A
Cited
US5010386A
Cited
US5410169A
Cited
US5216266A
Cited
US5107459A
Cited
US5276343A
Cited
US5177576A
Cited
US5378914A
Cited
US4987089A
Cited
US5087581A
Cited
US5223081A
Cited
US5110752A
Cited
US5341331A
Cited
US5202278A
Cited
US5376575A
Cited
US5504357A
Cited
US5221867A
Cited
US5177028A
Cited
US5191509A
Cited
US5329481A
Cited
US5156987A
Cited
US5926412A
Cited
US5451538A
Cited
JP2000164883A
Cited
US5528062A
Cited
US5466625A
Cited
US5416736A
Cited
US5320880A
Cited
US5414288A
Cited
US5385853A
Cited
US5379255A
Cited
US5266514A
Cited
US5422499A
Cited
US5416350A
Cited
US5391911A
Cited
US5438009A
Cited
US5616934A
Cited
US5519236A
Cited
US5392245A
Cited
US5644540A
Cited
US5445986A
Cited
US5460316A
Cited
US5483094A
Cited
US5382540A
Cited
US5393704A
Cited
US5396093A
Cited
US5492853A
Cited
US5574299A
Cited
US5414287A
Cited
US5460988A
Cited
US5495441A
Cited
US5780888A
Cited
US5627390A
Cited
US5432739A
Cited
US5563083A
Cited
US5483487A
Cited
US5440158A
Cited
US5834814A
Cited
US5705415A
Cited
US5593912A
Cited
US5508542A
Cited
US5581101A
Cited
US5646900A
Cited
US5753947A
Cited
US5497017A
Cited
US5917342A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-01-06 | 2006-07-08 | 2007-01-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-01-06 | 2010-07-08 | 2011-01-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-01-06 | 2014-07-08 | 2015-01-07 | $7700.00 | Window Closed / Lapsed |