Patent US3518946B1 successfully refreshed from Google Patents.
US5581101A
Expired / Lapsed
US
⏱️ 0.0 years remaining
FET and/or bipolar devices formed in thin vertical silicon on insulator (SOI) structures
Assignee: GlobalFoundries Inc
•
Filing: 1995-01-03
•
Granted: 1996-12-03
•
Expires: 2015-01-03
Abstract
Abstract A process for fabricating Ultra Large Scale Integrated (ULSI) circuits in Silicon On Insulator (SOI) technology in which the device structures, which can be bipolar, FET, or a combination, are formed in vertical silicon sidewalls having insulation under and in back thereof so as to create SKI device structures. The silicon sidewall device SOI structures, when fabricated, take the form of cells with each cell having a plurality of either bipolar devices, FET devices, or a combination of these devices, such as collectors, emitters, bases, sources, drains, and gates interconnected within the planes of the regions of the devices in the cells and can be interconnected within the planes of the regions of devices in adjacent cells. Further, the interconnections to adjacent cells can be made from the back of the silicon sidewalls.
Inventors
- 👤 Tak H. Ning
- 👤 Ben S. Wu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 03:34
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/40; H10D10/01; H10D10/041; H10D30/00; H10D30/01; H10D30/021; H10D30/025; H10D30/60; H10D30/67; H10D30/6728; H10D86/00; H10D86/201
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
149 words
A semiconductor structure containing integrated circuits comprising: a plurality of silicon vertical sidewalls formed as sections of a multisectioned cell, each silicon vertical sidewall being of predetermined thickness and having top, bottom, and substantially vertical front and back silicon surfaces, said silicon sidewalls containing impurity regions of semiconductor devices, said impurity regions being stacked vertically on top of one another in layered planes, each said impurity region contacted electrically at one of said front, back and top surfaces, and wherein said at least one pair of sidewalls having an interconnection between corresponding impurity regions of two semiconductor devices made in a layered plane of said corresponding impurity regions; and an insulating layer in contact with the bottom surface of said silicon sidewalls; and an insulating barrier covering said top and vertical front and back surfaces of the silicon sidewall except where electrical contacts to said impurity regions are located.
Claim 2
Dependent Claim
149 words
A semiconductor structure containing integrated circuits comprising: a plurality of silicon vertical sidewalls formed as sections of a multisectioned cell, each silicon vertical sidewall being of predetermined thickness and having top, bottom, and substantially vertical front and back silicon surfaces, said silicon sidewalls containing impurity regions of semiconductor devices, said impurity regions being stacked vertically on top of one another in layered planes, each said impurity region contacted electrically at one of said front, back and top surfaces, and wherein said at least one pair of sidewalls having an interconnection between corresponding impurity regions of two semiconductor devices made in a layered plane of said corresponding impurity regions; and an insulating layer in contact with the bottom surface of said silicon sidewalls; and an insulating barrier covering said top and vertical front and back surfaces of the silicon sidewall except where electrical contacts to said impurity regions are located.
Claim 3
Dependent Claim
48 words
The semiconductor structure of claim 1 wherein at least a pair of sidewalls in a cell have impurity regions of semiconductor devices of the same type, and wherein interconnections are made between the electrical contacts of said impurity regions in a layered plane of the silicon sidewall pair.
Claim 4
Dependent Claim
21 words
The semiconductor structure of claim 2 wherein at least a pair of silicon sidewalls forms a pair of complementary semiconductor devices.
Claim 5
Dependent Claim
51 words
The semiconductor structure of claim 1 wherein at least a pair of the sidewalls in the cell having impurity regions of semiconductor devices of different type, and wherein at least one interconnection is made between the electrical contacts of said impurity regions in a layered plane of the silicon sidewall pair.
Claim 6
Dependent Claim
21 words
The semiconductor structure of claim 4 wherein at least a pair of silicon sidewalls forms a pair of complementary semiconductor devices.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-03 | 2000-06-03 | 2000-12-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-03 | 2004-06-03 | 2004-12-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-03 | 2008-06-03 | 2008-12-03 | $7700.00 | Window Closed / Lapsed |