Patent US2733525A successfully refreshed from Google Patents.
Patent US6452278B1 successfully refreshed from Google Patents.
US6452278B1
Expired / Lapsed
US
⏱️ 0.0 years remaining
Low profile package for plural semiconductor dies
Assignee: Amkor Technology Singapore Holding Pte Ltd
•
Filing: 2000-06-30
•
Granted: 2002-09-17
•
Expires: 2020-06-30
Abstract
Abstract A package for one or more semiconductor die is disclosed, along with a method of making the package. In one embodiment, the package includes a substrate having opposed top and bottom surfaces and an aperture therebetween. The substrate includes an insulative layer and top and bottom metal layers on the insulative layer around the aperture. The metal layers are electrically connected through the insulative layer. At least one die is supported within the aperture by an insulative encapsulant material. The bottom surface of the die is exposed. In alternative embodiments, a stack including a plurality of die (e.g., two die) are supported in the aperture. Rectangular metal are provided in a single row on the bottom surface of the substrate along at least two edges of the package.
Inventors
- 👤 Vincent DiCaprio
- 👤 Sean T. Crowley
- 👤 J. Mark Bird
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 19:57
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W74/019; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W74/10; H10W74/111; H10W74/114; H10W90/00; H10W72/00; H10W72/01; H10W72/0198; H10W72/071; H10W72/075; H10W72/50; H10W72/551; H10W72/851; H10W72/874; H10W72/884; H10W72/90; H10W72/951; H10W72/952; H10W74/131; H10W74/142; H10W90/20; H10W90/231; H10W90/291; H10W90/701; H10W90/731; H10W90/732; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
120 words
A package for plural semiconductor dies, the package comprising: a substrate having opposed top and bottom surfaces and an aperture therebetween, wherein the substrate includes an insulative layer and top and bottom metal layers on the insulative layer around the aperture, the metal layers being electrically connected through the insulative layer; at least two die supported in the aperture of the substrate by an encapsulant material and electrically connected to the top metal layer, a bottom surface of at least one of the die being exposed; and metal contacts on the bottom surface of the substrate, wherein said metal contacts are electrically connected to the bottom metal layer, thereby being in an electrical connection with the at least two die.
Claim 2
Dependent Claim
120 words
A package for plural semiconductor dies, the package comprising: a substrate having opposed top and bottom surfaces and an aperture therebetween, wherein the substrate includes an insulative layer and top and bottom metal layers on the insulative layer around the aperture, the metal layers being electrically connected through the insulative layer; at least two die supported in the aperture of the substrate by an encapsulant material and electrically connected to the top metal layer, a bottom surface of at least one of the die being exposed; and metal contacts on the bottom surface of the substrate, wherein said metal contacts are electrically connected to the bottom metal layer, thereby being in an electrical connection with the at least two die.
Claim 3
Dependent Claim
32 words
The package of claim 1 , wherein at least one passive device is mounted on the top surface of the substrate and is electrically connected to at least one of the dies.
Claim 4
Dependent Claim
154 words
A package for one or more semiconductor dies, the package comprising: a substrate having opposed top and bottom surfaces and an aperture therebetween, wherein the substrate includes an insulative layer and top and bottom metal layers on the insulative layer around the aperture, the metal layers being electrically connected through the insulative layer; at least one die supported within the aperture by an encapsulant material, said encapsulant material covering top and side surfaces of the die, a bottom surface of the die being exposed, wherein at least one passive device is mounted on the top surface of the substrate and is electrically connected to the at least one die; electrical conductors electrically connecting the die to the top metal layer; and metal contacts on the bottom surface of the substrate, wherein said metal contacts are electrically connected to the bottom metal layer, thereby being in an electrical connection with the at least one die.
Claim 5
Dependent Claim
154 words
A package for one or more semiconductor dies, the package comprising: a substrate having opposed top and bottom surfaces and an aperture therebetween, wherein the substrate includes an insulative layer and top and bottom metal layers on the insulative layer around the aperture, the metal layers being electrically connected through the insulative layer; at least one die supported within the aperture by an encapsulant material, said encapsulant material covering top and side surfaces of the die, a bottom surface of the die being exposed, wherein at least one passive device is mounted on the top surface of the substrate and is electrically connected to the at least one die; electrical conductors electrically connecting the die to the top metal layer; and metal contacts on the bottom surface of the substrate, wherein said metal contacts are electrically connected to the bottom metal layer, thereby being in an electrical connection with the at least one die.
Claim 6
Dependent Claim
26 words
The package of claim 1 , wherein the substrate includes a third metal layer vertically between and electrically connected to the top and bottom metal layers.
Claim 7
Dependent Claim
148 words
A package for plural semiconductor dies, the package comprising: a substrate having opposed top and bottom surfaces and an aperture therebetween, wherein the substrate includes an insulative layer and top and bottom metal layers on the insulative layer around the aperture, the metal layers being electrically connected through the insulative layer; two same size die supported in said aperture by an encapsulant material, wherein a bottom surface of at least one of the die is exposed through said encapsulant material, said dies are stacked one on top of the other with an adhesive layer between the dies, and said dies are electrically connected by bond wires to the top metal layer of the substrate; and metal contacts on the bottom surface of the substrate, wherein said metal contacts are electrically connected to the bottom metal layer, thereby being in an electrical connection with the two same size die.
Claim 8
Dependent Claim
148 words
A package for plural semiconductor dies, the package comprising: a substrate having opposed top and bottom surfaces and an aperture therebetween, wherein the substrate includes an insulative layer and top and bottom metal layers on the insulative layer around the aperture, the metal layers being electrically connected through the insulative layer; two same size die supported in said aperture by an encapsulant material, wherein a bottom surface of at least one of the die is exposed through said encapsulant material, said dies are stacked one on top of the other with an adhesive layer between the dies, and said dies are electrically connected by bond wires to the top metal layer of the substrate; and metal contacts on the bottom surface of the substrate, wherein said metal contacts are electrically connected to the bottom metal layer, thereby being in an electrical connection with the two same size die.
Claim 9
Dependent Claim
101 words
A package for plural semiconductor dies, the package comprising: an insulative substrate having opposed top and bottom surfaces, an aperture therebetween, and electrically conductive circuit patterns; at least two semiconductor dies covered and supported in the aperture by an encapsulant material and electrically connected to some of the circuit patterns, wherein the at least two semiconductor dies are stacked, and a surface of at least one of the dies is uncovered by the encapsulant material; and input/output terminals on the bottom surface of the substrate and electrically connected to the at least two semiconductor dies by some of the circuit patterns.
Claim 10
Dependent Claim
101 words
A package for plural semiconductor dies, the package comprising: an insulative substrate having opposed top and bottom surfaces, an aperture therebetween, and electrically conductive circuit patterns; at least two semiconductor dies covered and supported in the aperture by an encapsulant material and electrically connected to some of the circuit patterns, wherein the at least two semiconductor dies are stacked, and a surface of at least one of the dies is uncovered by the encapsulant material; and input/output terminals on the bottom surface of the substrate and electrically connected to the at least two semiconductor dies by some of the circuit patterns.
Claim 11
Dependent Claim
38 words
The semiconductor package of claim 6 , wherein the input/output terminals comprise rectangular metal contacts on the bottom surface of the substrate, said contacts being arrayed in at least one row along two parallel edges of the substrate.
Claim 12
Dependent Claim
32 words
The semiconductor package of claim 7 , wherein the encapsulant material covers at least part of the top surface of the substrate, and does not cover the bottom surface of the substrate.
Claim 13
Dependent Claim
30 words
The semiconductor package of claim 6 , wherein the input/output terminals comprise rectangular metal contacts on the bottom surface of the substrate, said contacts being arrayed in a grid array.
Claim 14
Dependent Claim
32 words
The semiconductor package of claim 9 , wherein the encapsulant material covers at least part of the top surface of the substrate, and does not cover the bottom surface of the substrate.
Claim 15
Dependent Claim
39 words
The semiconductor package of claim 6 , wherein at least one passive device is mounted on the top surface of the substrate and is electrically connected to at least one of the dies through some of the circuit patterns.
Claim 16
Dependent Claim
51 words
The semiconductor package of claim 6 , wherein said circuit patterns comprise first circuit patterns on the top surface of the substrate, second circuit patterns on the bottom surface of the substrate, and electrically conductive vias through the substrate each electrically connecting respective ones of the first and second circuit patterns.
Claim 17
Dependent Claim
23 words
The semiconductor package of claim 12 , wherein the two semiconductor dies are electrically connected to the first circuit patterns by bond wires.
Claim 18
Dependent Claim
92 words
A package for plural semiconductor dies, the package comprising: an insulative substrate having opposed top and bottom surfaces, an aperture therebetween, and electrically conductive circuit patterns; at least two semiconductor die covered and supported in the aperture by an encapsulant material and electrically connected to some of the circuit patterns, wherein a surface of at least one of the dies is uncovered by the encapsulant material; and input/output terminals on the bottom surface of the substrate and electrically connected to the at least two semiconductor dies by some of the circuit patterns.
Claim 19
Dependent Claim
92 words
A package for plural semiconductor dies, the package comprising: an insulative substrate having opposed top and bottom surfaces, an aperture therebetween, and electrically conductive circuit patterns; at least two semiconductor die covered and supported in the aperture by an encapsulant material and electrically connected to some of the circuit patterns, wherein a surface of at least one of the dies is uncovered by the encapsulant material; and input/output terminals on the bottom surface of the substrate and electrically connected to the at least two semiconductor dies by some of the circuit patterns.
Claim 20
Dependent Claim
34 words
The semiconductor package of claim 14 , wherein the input/output terminals comprise rectangular metal contacts, said contacts being arrayed in at least one row along two parallel edges of the bottom surface of substrate.
Claim 21
Dependent Claim
30 words
The semiconductor package of claim 14 , wherein the input/output terminals comprise rectangular metal contacts, said contacts being arrayed in a grid array on the bottom surface of the substrate.
Claim 22
Dependent Claim
34 words
The semiconductor package of claim 14 , wherein at least one passive device is mounted the substrate and is electrically connected to at least one of the dies through some of the circuit patterns.
Claim 23
Dependent Claim
13 words
The semiconductor package of claim 14 , wherein the semiconductor dies are stacked.
Claim 24
Dependent Claim
16 words
The semiconductor package of claim 18 , wherein the two semiconductor dies are the same size.
Claim 25
Dependent Claim
32 words
The semiconductor package of claim 14 , wherein the encapsulant material covers at least part of the top surface of the substrate, and does not cover the bottom surface of the substrate.
Claim 26
Dependent Claim
102 words
A semiconductor package comprising: an insulative substrate having opposed top and bottom surfaces, an aperture therebetween, and electrically conductive circuit patterns; a semiconductor die covered and supported in the aperture by an encapsulant material and electrically connected to some of the circuit patterns, wherein a surface of the die is uncovered by the encapsulant material; at least one passive device mounted on the top surface of the substrate and electrically connected to the die through the circuit patterns; and input/output terminals on the bottom surface of the substrate and electrically connected to the at the die by some of the circuit patterns.
Claim 27
Dependent Claim
102 words
A semiconductor package comprising: an insulative substrate having opposed top and bottom surfaces, an aperture therebetween, and electrically conductive circuit patterns; a semiconductor die covered and supported in the aperture by an encapsulant material and electrically connected to some of the circuit patterns, wherein a surface of the die is uncovered by the encapsulant material; at least one passive device mounted on the top surface of the substrate and electrically connected to the die through the circuit patterns; and input/output terminals on the bottom surface of the substrate and electrically connected to the at the die by some of the circuit patterns.
References Cited (Backward Citations)
US3851221A
Cited
JPS54128274A
Cited
JPS5662351A
Cited
US4567643A
Cited
JPS60182731A
Cited
JPS6159862A
Cited
JPS61117858A
Cited
JPS6212661A
Cited
JPS62119952A
Cited
JPS62126661A
Cited
JPS62142341A
Cited
US4730232A
Cited
US4763188A
Cited
JPS63128736A
Cited
JPS63211663A
Cited
JPS63244654A
Cited
US4982265A
Cited
US5587341A
Cited
US5138438A
Cited
JPH0199248A
Cited
US5198888A
Cited
US5334875A
Cited
US5040052A
Cited
US5025306A
Cited
US4996587A
Cited
US5273938A
Cited
US5200362A
Cited
US5012323A
Cited
US5165067A
Cited
US5463253A
Cited
US5140404A
Cited
US5347429A
Cited
US5715147A
Cited
EP0503201A2
Cited
US5229647A
Cited
JPH04368154A
Cited
US5614766A
Cited
US5569625A
Cited
US5502289A
Cited
US5422435A
Cited
US5495398A
Cited
US5426563A
Cited
US5473196A
Cited
USRE36613E
Cited
US5291061A
Cited
US5432729A
Cited
US5474958A
Cited
US5323060A
Cited
US5637536A
Cited
US5581498A
Cited
US5545922A
Cited
US5604376A
Cited
US5436203A
Cited
US5637912A
Cited
US5495394A
Cited
US6126428A
Cited
US5798014A
Cited
US5646828A
Cited
US5783870A
Cited
US5514907A
Cited
US5885849A
Cited
US5620928A
Cited
US5793108A
Cited
US5682062A
Cited
US6005778A
Cited
US5872025A
Cited
US5886412A
Cited
US6051886A
Cited
US5721452A
Cited
US5861666A
Cited
US5986317A
Cited
US5739581A
Cited
US6013948A
Cited
US6235554B1
Cited
US5689135A
Cited
US6001671A
Cited
US5917242A
Cited
US6080264A
Cited
US6214641B1
Cited
JP3169062B2
Cited
US6107689A
Cited
US5973403A
Cited
US5696031A
Cited
US6072243A
Cited
US5866949A
Cited
US6133637A
Cited
US6057598A
Cited
US5894108A
Cited
US5815372A
Cited
US6160705A
Cited
US6060778A
Cited
US6118184A
Cited
US5835355A
Cited
US5952611A
Cited
US6034427A
Cited
US6172419B1
Cited
US6184463B1
Cited
US5903052A
Cited
US5977640A
Cited
US6100804A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-09-16 | 2006-03-18 | 2006-09-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-09-16 | 2010-03-18 | 2010-09-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-09-16 | 2014-03-18 | 2014-09-17 | $7700.00 | Window Closed / Lapsed |