← Back to Patent Explorer
US5495398A Expired / Lapsed US ⏱️ 0.0 years remaining

Stacked multi-chip modules and method of manufacturing

Assignee: National Semiconductor Corp
•
Filing: 1995-06-05
•
Granted: 1996-02-27
•
Expires: 2015-06-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit assembly which includes a semiconductor die having substantially parallel opposing first and second surfaces and at least one electrical contact mounted on the first surface. A first element having substantially parallel opposing first and second surfaces and at least one electrical contact mounted on one of its surfaces is mounted on and at least partially supported at its second surface by the first surface of the semiconductor die. The first element is positioned such that the semiconductor die electrical contact is exposed. A fine wire conductor having first and second ends is connected at its first end to either the semiconductor die electrical contact or the first element electrical contact. A method of manufacturing this circuit assembly is also disclosed.

Inventors

  • 👤 Hem P. Takiar
  • 👤 Peng-Cheng Lin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 03:33
CPC Classifications
H; H10; H10W; H10W90/00; H10W90/811; H10W70/00; H10W70/40; H10W70/464; H10W70/468; H10W72/00; H10W72/50; H10W72/851; H10W70/60; H10W72/531; H10W72/536; H10W72/5363; H10W72/541; H10W72/5449; H10W72/547; H10W72/5473; H10W72/853; H10W72/865; H10W72/874; H10W72/884; H10W72/90; H10W72/931; H10W72/932; H10W74/00; H10W90/20; H10W90/28; H10W90/701; H10W90/731; H10W90/732; H10W90/736; H10W90/751; H10W90/752; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 164 words
A circuit assembly, comprising: a first semiconductor die having substantially parallel opposing first and second surfaces and at least one electrical contact disposed at the first semiconductor die first surface; a second semiconductor die having substantially parallel opposing first and second surfaces and at least one electrical contact disposed at the second semiconductor die first surface, the second semiconductor die being positioned so that its first surface is substantially coplanar with the first semiconductor die first surface; a third semiconductor die having substantially parallel opposing first and second surfaces and at least one electrical contact disposed at the third semiconductor die first surface, the third semiconductor die being mounted on and supported at its second surface by the first and second semiconductor die first surfaces, the third semiconductor die being positioned so that the first and second semiconductor die electrical contacts are exposed; and a fine wire conductor having first-and second ends, the first end being connected to the third semiconductor die electrical contact.
Claim 2
Dependent Claim 164 words
A circuit assembly, comprising: a first semiconductor die having substantially parallel opposing first and second surfaces and at least one electrical contact disposed at the first semiconductor die first surface; a second semiconductor die having substantially parallel opposing first and second surfaces and at least one electrical contact disposed at the second semiconductor die first surface, the second semiconductor die being positioned so that its first surface is substantially coplanar with the first semiconductor die first surface; a third semiconductor die having substantially parallel opposing first and second surfaces and at least one electrical contact disposed at the third semiconductor die first surface, the third semiconductor die being mounted on and supported at its second surface by the first and second semiconductor die first surfaces, the third semiconductor die being positioned so that the first and second semiconductor die electrical contacts are exposed; and a fine wire conductor having first-and second ends, the first end being connected to the third semiconductor die electrical contact.
Claim 3
Dependent Claim 28 words
The circuit assembly of claim 1, wherein the second end of the fine wire conductor is connected to one of the first and second semiconductor die electrical contacts.
Claim 4
Dependent Claim 43 words
The circuit assembly of claim 1, further comprising: a carrier member having a principal mounting surface and a plurality of electrical leads, wherein the first and second semiconductor dies are at least partially supported at their second surfaces by the principal mounting surface.
Claim 5
Dependent Claim 25 words
The circuit assembly of claim 3, wherein the second end of the fine wire conductor is connected to one of the plurality of electrical leads.

References Cited (Backward Citations)

US4192565A Cited
JPS5655067A Cited
US4320438A Cited
US4714952A Cited
JPS6370532A Cited
JPH01235363A Cited
US5012323A Cited
JPH03165550A Cited
JPH03225932A Cited
US5291061A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-02-26 1999-08-28 2000-02-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-02-26 2003-08-28 2004-02-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-02-26 2007-08-28 2008-02-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag