Patent US5838146A successfully refreshed from Google Patents.
US5838146A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for providing ESD/EOS protection for IC power supply pins
Assignee: Analog Devices Inc
•
Filing: 1996-11-12
•
Granted: 1998-11-17
•
Expires: 2016-11-12
Abstract
Abstract An apparatus and method for providing EOS/ESD protection against an EOS/ESD event across first and second pads of an integrated circuit. In one embodiment, the EOS/ESD protection circuit includes an NMOS device having a drain and source respectively coupled to the first and second pads of the integrated circuit, a capacitor coupled between the drain and gate of the NMOS device and a clamping circuit coupled between the gate and the source of the NMOS device to maintain a voltage at the gate less than or equal to a clamping voltage of the clamping circuit. In embodiments of the present invention, the protection circuit includes an active pull down circuit for reducing the voltage across the gate and source of the NMOS device to zero volts a predetermined period of time after the EOS/ESD event, and the protection circuit further includes a current source for providing bias current to the clamping circuit.
Inventors
- 👤 Lawrence A. Singer
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 21:32
CPC Classifications
H; H02; H02H; H02H9/00; H02H9/04; H02H9/045; H02H9/046
Claims Analysis
Total Claims: 40
Claim 1
Independent Claim
156 words
An EOS/ESD protection circuit for protecting an integrated circuit from an EOS/ESD event occurring across first and second pads of the integrated circuit, the EOS/ESD protection circuit comprising: an EOS/ESD protection device having a first input to couple to the first pad, having an output to couple to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; a capacitor coupled between the first input and the second input of the EOS/ESD protection device; and a clamping circuit having an input coupled to the second input of the EOS/ESD protection device and having an output coupled to the output of the EOS/ESD protection device, the clamping circuit being constructed to clamp a voltage across the second input and the output of the EOS/ESD protection device to a predetermined non-zero value upon occurrence of the EOS/ESD event.
Claim 2
Dependent Claim
156 words
An EOS/ESD protection circuit for protecting an integrated circuit from an EOS/ESD event occurring across first and second pads of the integrated circuit, the EOS/ESD protection circuit comprising: an EOS/ESD protection device having a first input to couple to the first pad, having an output to couple to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; a capacitor coupled between the first input and the second input of the EOS/ESD protection device; and a clamping circuit having an input coupled to the second input of the EOS/ESD protection device and having an output coupled to the output of the EOS/ESD protection device, the clamping circuit being constructed to clamp a voltage across the second input and the output of the EOS/ESD protection device to a predetermined non-zero value upon occurrence of the EOS/ESD event.
Claim 3
Dependent Claim
24 words
The EOS/ESD protection circuit of claim 1, further comprising a resistor connected between the second input and the output of the EOS/ESD protection circuit.
Claim 4
Dependent Claim
86 words
The EOS/ESD protection circuit of claim 1, further comprising an active pull down circuit having first and second inputs respectively coupled to the first input and the output of the EOS/ESD protection device and having an output coupled to the second input of the EOS/ESD protection device, the active pull down circuit being constructed and arranged to reduce the voltage across the second input and the output of the EOS/ESD protection circuit to approximately zero at a predetermined time after the occurrence of the EOS/ESD event.
Claim 5
Dependent Claim
51 words
The EOS/ESD protection circuit of claim 3, further comprising a current source to provide bias current to the clamping circuit, the current source having a first input coupled to the first input of the EOS/ESD protection device, and having an output coupled to the second input of the EOS/ESD protection device.
Claim 6
Dependent Claim
44 words
The EOS/ESD protection circuit of claim 4, wherein the EOS/ESD protection device is an NMOS device, and wherein the first input, the second input and the output of the EOS/ESD protection device respectively correspond to the drain, gate and source of the NMOS device.
Claim 7
Dependent Claim
31 words
The EOS/ESD protection circuit of claim 5, wherein the clamping circuit includes at least one diode coupled between the gate of the NMOS device and the source of the NMOS device.
Claim 8
Dependent Claim
115 words
The EOS/ESD protection circuit of claim 6, wherein the active pull down circuit includes: a switch having a first input coupled to the gate of the NMOS device, a second input, and an output coupled to the source of the NMOS device, the switch being constructed to provide a substantially short circuit between the first input and the output of the switch in response to a control signal at the second input of the switch; and a timer circuit having first and second inputs respectively coupled to the drain and source of the NMOS device and an output coupled to the second input of the switch to provide the control signal at the predetermined time.
Claim 9
Dependent Claim
41 words
The EOS/ESD circuit of claim 7, wherein the current source has a control input coupled to the output of the timer circuit to receive the control signal to turn the current source off at the predetermined time after the EOS/ESD event.
Claim 10
Dependent Claim
12 words
The EOS/ESD circuit of claim 8 in combination with the integrated circuit.
Claim 11
Dependent Claim
51 words
The EOS/ESD protection circuit of claim 2, further comprising a current source to provide bias current to the clamping circuit, the current source having a first input coupled to the first input of the EOS/ESD protection device, and having an output coupled to the second input of the EOS/ESD protection device.
Claim 12
Dependent Claim
44 words
The EOS/ESD protection circuit of claim 10, wherein the EOS/ESD protection device is an NMOS device, and wherein the first input, the second input and the output of the EOS/ESD protection device respectively correspond to the drain, gate and source of the NMOS device.
Claim 13
Dependent Claim
31 words
The EOS/ESD protection circuit of claim 11, wherein the clamping circuit includes at least one diode coupled between the gate of the NMOS device and the source of the NMOS device.
Claim 14
Dependent Claim
44 words
The EOS/ESD protection circuit of claim 1, wherein the EOS/ESD protection device is an NMOS device, and wherein the first input, the second input and the output of the EOS/ESD protection device respectively correspond to the drain, gate and source of the NMOS device.
Claim 15
Dependent Claim
31 words
The EOS/ESD protection circuit of claim 13, wherein the clamping circuit includes at least one diode coupled between the gate of the NMOS device and the source of the NMOS device.
Claim 16
Dependent Claim
51 words
The EOS/ESD protection circuit of claim 14, further comprising a current source to provide bias current to the clamping circuit, the current source having a first input coupled to the first input of the EOS/ESD protection device, and having an output coupled to the second input of the EOS/ESD protection device.
Claim 17
Dependent Claim
51 words
The EOS/ESD protection circuit of claim 1, further comprising a current source to provide bias current to the clamping circuit, the current source having a first input coupled to the first input of the EOS/ESD protection device, and having an output coupled to the second input of the EOS/ESD protection device.
Claim 18
Dependent Claim
13 words
The EOS/ESD protection circuit of claim 1 in combination with the integrated circuit.
Claim 19
Dependent Claim
186 words
An EOS/ESD protection circuit for protecting an integrated circuit from an EOS/ESD event, having a pulse duration, occurring across first and second pads of the integrated circuit, the EOS/ESD protection circuit comprising: an EOS/ESD protection device having a first input to couple to the first pad, having an output to couple to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; a capacitor coupled between the first input and the second input of the EOS/ESD protection device; and an active pull down circuit having first and second inputs respectively coupled to the first input and the output of the EOS/ESD protection device and having an output coupled to the second input of the EOS/ESD protection device, the active pull down circuit being constructed and arranged to reduce the voltage across the second input and the output of the EOS/ESD protection device to approximately zero at a predetermined time after the occurrence of the EOS/ESD event, wherein the predetermined time is less than the pulse duration.
Claim 20
Dependent Claim
186 words
An EOS/ESD protection circuit for protecting an integrated circuit from an EOS/ESD event, having a pulse duration, occurring across first and second pads of the integrated circuit, the EOS/ESD protection circuit comprising: an EOS/ESD protection device having a first input to couple to the first pad, having an output to couple to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; a capacitor coupled between the first input and the second input of the EOS/ESD protection device; and an active pull down circuit having first and second inputs respectively coupled to the first input and the output of the EOS/ESD protection device and having an output coupled to the second input of the EOS/ESD protection device, the active pull down circuit being constructed and arranged to reduce the voltage across the second input and the output of the EOS/ESD protection device to approximately zero at a predetermined time after the occurrence of the EOS/ESD event, wherein the predetermined time is less than the pulse duration.
Claim 21
Dependent Claim
208 words
An EOS/ESD protection circuit for protecting an integrated circuit from an EOS/ESD event occurring across first and second pads of the integrated circuit, the EOS/ESD protection circuit comprising: an EOS/ESD protection device having a first input to couple to the first pad, having an output to couple to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; a capacitor coupled between the first input and the second input of the EOS/ESD protection device; an active pull down circuit having first and second inputs respectively coupled to the first input and the output of the EOS/ESD protection device and having an output coupled to the second input of the EOS/ESD protection device, the active pull down circuit being constructed and arranged to reduce the voltage across the second input and the output of the EOS/ESD protection circuit to approximately zero at a predetermined time after the occurrence of the EOS/ESD event; wherein the EOS/ESD protection device is an NMOS device, and wherein the first input, the second input and the output of the EOS/ESD protection device respectively correspond to the drain, gate and source of the NMOS device.
Claim 22
Dependent Claim
208 words
An EOS/ESD protection circuit for protecting an integrated circuit from an EOS/ESD event occurring across first and second pads of the integrated circuit, the EOS/ESD protection circuit comprising: an EOS/ESD protection device having a first input to couple to the first pad, having an output to couple to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; a capacitor coupled between the first input and the second input of the EOS/ESD protection device; an active pull down circuit having first and second inputs respectively coupled to the first input and the output of the EOS/ESD protection device and having an output coupled to the second input of the EOS/ESD protection device, the active pull down circuit being constructed and arranged to reduce the voltage across the second input and the output of the EOS/ESD protection circuit to approximately zero at a predetermined time after the occurrence of the EOS/ESD event; wherein the EOS/ESD protection device is an NMOS device, and wherein the first input, the second input and the output of the EOS/ESD protection device respectively correspond to the drain, gate and source of the NMOS device.
Claim 23
Dependent Claim
115 words
The EOS/ESD protection circuit of claim 19, wherein the active pull down circuit includes: a switch having a first input coupled to the gate of the NMOS device, a second input, and an output coupled to the source of the NMOS device, the switch being constructed to provide a substantially short circuit between the first input and the output of the switch in response to a control signal at the second input of the switch; and a timer circuit having first and second inputs respectively coupled to the drain and source of the NMOS device and an output coupled to the second input of the switch to provide the control signal at the predetermined time.
Claim 24
Dependent Claim
13 words
The EOS/ESD protection circuit of claim 20 in combination with the integrated circuit.
Claim 25
Dependent Claim
285 words
An EOS/ESD protection circuit for protecting an integrated circuit from an EOS/ESD event occurring across first and second pads of the integrated circuit, the EOS/ESD protection circuit comprising: an EOS/ESD protection device having a first input to couple to the first pad, having an output to couple to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; a capacitor coupled between the first input and the second input of the EOS/ESD protection device; an active pull down circuit having first and second inputs respectively coupled to the first input and the output of the EOS/ESD protection device and having an output coupled to the second input of the EOS/ESD protection device, the active pull down circuit being constructed and arranged to reduce the voltage across the second input and the output of the EOS/ESD protection circuit to approximately zero at a predetermined time after the occurrence of the EOS/ESD event; wherein the active pull down circuit includes: a switch having a first input coupled to the second input of the EOS/ESD protection device, a second input, and an output coupled to the output of the EOS/ESD protection device, the switch being constructed to provide a substantially short circuit between the first input and the output of the switch in response to a control signal at the second input of the switch; and a timer circuit having first and second inputs respectively coupled to the first input and the output of the EOS/ESD protection circuit and an output coupled to the second input of the switch to provide the control signal at the predetermined time.
Claim 26
Dependent Claim
285 words
An EOS/ESD protection circuit for protecting an integrated circuit from an EOS/ESD event occurring across first and second pads of the integrated circuit, the EOS/ESD protection circuit comprising: an EOS/ESD protection device having a first input to couple to the first pad, having an output to couple to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; a capacitor coupled between the first input and the second input of the EOS/ESD protection device; an active pull down circuit having first and second inputs respectively coupled to the first input and the output of the EOS/ESD protection device and having an output coupled to the second input of the EOS/ESD protection device, the active pull down circuit being constructed and arranged to reduce the voltage across the second input and the output of the EOS/ESD protection circuit to approximately zero at a predetermined time after the occurrence of the EOS/ESD event; wherein the active pull down circuit includes: a switch having a first input coupled to the second input of the EOS/ESD protection device, a second input, and an output coupled to the output of the EOS/ESD protection device, the switch being constructed to provide a substantially short circuit between the first input and the output of the switch in response to a control signal at the second input of the switch; and a timer circuit having first and second inputs respectively coupled to the first input and the output of the EOS/ESD protection circuit and an output coupled to the second input of the switch to provide the control signal at the predetermined time.
Claim 27
Dependent Claim
131 words
An EOS/ESD protection circuit for protecting an integrated circuit from an EOS/ESD event occurring across first and second pads of the integrated circuit, the EOS/ESD protection circuit comprising: an EOS/ESD protection device having a first input to couple to the first pad, having an output to couple to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; a capacitor coupled between the first input and the second input of the EOS/ESD protection device; and means for maintaining a non-zero voltage across the second input and the output of the EOS/ESD protection device at a first predetermined level for a predetermined period of time after the occurrence of the EOS/ESD event.
Claim 28
Dependent Claim
131 words
An EOS/ESD protection circuit for protecting an integrated circuit from an EOS/ESD event occurring across first and second pads of the integrated circuit, the EOS/ESD protection circuit comprising: an EOS/ESD protection device having a first input to couple to the first pad, having an output to couple to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; a capacitor coupled between the first input and the second input of the EOS/ESD protection device; and means for maintaining a non-zero voltage across the second input and the output of the EOS/ESD protection device at a first predetermined level for a predetermined period of time after the occurrence of the EOS/ESD event.
Claim 29
Dependent Claim
37 words
The EOS/ESD protection circuit of claim 23, further comprising means for maintaining the voltage across the second input and the output of the EOS/ESD protection device at a second predetermined level after the predetermined period of time.
Claim 30
Dependent Claim
44 words
The EOS/ESD protection circuit of claim 24, wherein the EOS/ESD protection device is an NMOS device, and wherein the first input, the second input and the output of the EOS/ESD protection device respectively correspond to the drain, gate and source of the NMOS device.
Claim 31
Dependent Claim
13 words
The EOS/ESD protection device of claim 25 in combination with the integrated circuit.
Claim 32
Dependent Claim
44 words
The EOS/ESD protection circuit of claim 23, wherein the EOS/ESD protection device is an NMOS device, and wherein the first input, the second input and the output of the EOS/ESD protection device respectively correspond to the drain, gate and source of the NMOS device.
Claim 33
Dependent Claim
33 words
The EOS/ESD protection circuit of claim 27, wherein the NMOS device has a snapback time, and wherein the predetermined period of time is approximately equal to the snapback time of the NMOS device.
Claim 34
Independent Claim
111 words
A method for protecting an integrated circuit having first and second pads from an EOS/ESD event across the first and second pads, the method including steps of: providing an EOS/ESD protection device having a first input coupled to the first pad, having an output coupled to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; upon the occurrence of the EOS/ESD event, setting a voltage across the second input and the output of the EOS/ESD protection device to a first predetermined non-zero voltage level for a predetermined period of time.
Claim 35
Independent Claim
111 words
A method for protecting an integrated circuit having first and second pads from an EOS/ESD event across the first and second pads, the method including steps of: providing an EOS/ESD protection device having a first input coupled to the first pad, having an output coupled to the second pad, and having a second input, the EOS/ESD protection device being constructed to conduct current from the first input to the output upon occurrence of the EOS/ESD event; upon the occurrence of the EOS/ESD event, setting a voltage across the second input and the output of the EOS/ESD protection device to a first predetermined non-zero voltage level for a predetermined period of time.
Claim 36
Dependent Claim
36 words
The method of claim 29, further comprising a step of: setting the voltage across the second input and the output of the EOS/ESD protection. device at a second predetermined level after the predetermined period of time.
Claim 37
Dependent Claim
46 words
The method of claim 30, wherein the step of providing includes a step of providing an NMOS device such that the first input, the second input and the output of the EOS/ESD protection device respectively correspond to the drain, gate and source of the NMOS device.
Claim 38
Dependent Claim
29 words
The method of claim 31, wherein the NMOS device has a snapback time, and wherein the predetermined period of time corresponds to the snapback time of the NMOS device.
Claim 39
Dependent Claim
17 words
The EOS/ESD protection circuit of claim 1, wherein the predetermined voltage is between 1.5 and 4 volts.
Claim 40
Dependent Claim
26 words
The EOS/ESD protection circuit of claim 3, wherein the EOS/ESD event has a pulse duration, and wherein the predetermined time is less than the pulse duration.
References Cited (Backward Citations)
US3819986A
Cited
US4005342A
Cited
US4061928A
Cited
US4039869A
Cited
US4288829A
Cited
US4186418A
Cited
US4066918A
Cited
US4366522A
Cited
US4631567A
Cited
US4385337A
Cited
US4456940A
Cited
US4400711A
Cited
US4509067A
Cited
US4567500A
Cited
US4580063A
Cited
US4408245A
Cited
US4678950A
Cited
US4605980A
Cited
US4630162A
Cited
US4692834A
Cited
US4692834B1
Cited
US4633283A
Cited
US4698720A
Cited
US4739378A
Cited
US4839768A
Cited
US4811155A
Cited
US4868705A
Cited
US4819047A
Cited
US4858055A
Cited
US4855620A
Cited
US4835653A
Cited
US4949212A
Cited
US4829350A
Cited
US4870530A
Cited
US4996626A
Cited
US5034845A
Cited
US4939616A
Cited
US4896243A
Cited
US5343352A
Cited
US5218506A
Cited
US5200876A
Cited
US5157573A
Cited
US5051860A
Cited
US4930036A
Cited
US5239440A
Cited
US5159518A
Cited
US5335134A
Cited
US5086365A
Cited
US5144519A
Cited
US5196981A
Cited
US5528723A
Cited
US5272586A
Cited
US5237395A
Cited
US5239400A
Cited
US5359211A
Cited
US5208719A
Cited
US5301084A
Cited
US5255146A
Cited
US5291365A
Cited
US5333093A
Cited
US5287241A
Cited
US5453900A
Cited
US5289334A
Cited
US5392185A
Cited
US5345356A
Cited
US5452171A
Cited
US5400202A
Cited
US5276582A
Cited
US5291051A
Cited
US5268588A
Cited
US5424892A
Cited
US5319259A
Cited
US5495118A
Cited
US5450267A
Cited
US5477414A
Cited
US5426323A
Cited
US5311391A
Cited
US5412527A
Cited
US5406105A
Cited
US5455732A
Cited
US5479039A
Cited
US5430595A
Cited
US5473500A
Cited
US5477413A
Cited
US5463520A
Cited
US5440162A
Cited
US5602409A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-16 | 2002-05-18 | 2002-11-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-16 | 2006-05-18 | 2006-11-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-16 | 2010-05-18 | 2010-11-17 | $7700.00 | Window Closed / Lapsed |