§
Luxuse
Patent Intelligence
Sign In
Patent US6759737B2 successfully refreshed from Google Patents.
← Back to Patent Explorer
US6759737B2 Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor package including stacked chips with aligned input/output pads

Assignee: Amkor Technology Singapore Holding Pte Ltd
•
Filing: 2001-03-23
•
Granted: 2004-07-06
•
Expires: 2021-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Semiconductor packages are disclosed. An exemplary package includes horizontal leads each having a first side and an opposite second side. The second side includes a recessed horizontal surface. Two stacked semiconductor chips are within the package and are electrically interconnected in a flip chip style. One chip extends over the first side of the leads and is electrically connected thereto. The chips are encapsulated in a package body formed of an encapsulating material. The recessed horizontal surface of the leads is covered by the encapsulating material, and a portion of the second side of each lead is exposed at an exterior surface of the package body as an input/output terminal. A surface of one or both chips may be exposed. The stack of chips may be supported on the first side of the leads or on a chip mounting plate.

Inventors

  • 👤 Seong Min Seo
  • 👤 Young Suk Chung
  • 👤 Jong Sik Paek
  • 👤 Jae Hun Ku
  • 👤 Jae Hak Yee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 12:07
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/10; H10W74/111; H10W90/00; H10W90/811; H10W72/00; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W72/851; H10W72/874; H10W72/884; H10W72/90; H10W72/941; H10W72/9415; H10W74/131; H10W74/142; H10W90/701; H10W90/721; H10W90/722; H10W90/726; H10W90/731; H10W90/732; H10W90/734; H10W90/736; H10W90/751; H10W90/754; H10W90/756

Claims Analysis

Total Claims: 27
Claim 1
Independent Claim 173 words
A semiconductor package comprising: a plurality of horizontal metal leads, each of the leads having a first side, an opposite second side, and an inner end, wherein the inner ends of the leads each face a central region in a horizontal plane of the leads; a first semiconductor chip having input/output pads, said first chip located in the central region; a second semiconductor chip having central input/output pads and peripheral input/output pads, wherein each of the central input/output pads superimposes and is electrically connected to a respective one of the input/output pads of the first semiconductor chip, and each of the peripheral input/output pads superimposes and is electrically connected to the first side of a respective one of the leads; and a package body formed of a hardened encapsulating material, wherein at least portions of the first and second semiconductor chips are encapsulated in the package body, and at least a portion of the second side of each of the leads is exposed at a horizontal first exterior surface of the package body.
Claim 2
Dependent Claim 173 words
A semiconductor package comprising: a plurality of horizontal metal leads, each of the leads having a first side, an opposite second side, and an inner end, wherein the inner ends of the leads each face a central region in a horizontal plane of the leads; a first semiconductor chip having input/output pads, said first chip located in the central region; a second semiconductor chip having central input/output pads and peripheral input/output pads, wherein each of the central input/output pads superimposes and is electrically connected to a respective one of the input/output pads of the first semiconductor chip, and each of the peripheral input/output pads superimposes and is electrically connected to the first side of a respective one of the leads; and a package body formed of a hardened encapsulating material, wherein at least portions of the first and second semiconductor chips are encapsulated in the package body, and at least a portion of the second side of each of the leads is exposed at a horizontal first exterior surface of the package body.
Claim 3
Dependent Claim 28 words
The semiconductor package of claim 1 , wherein the second side of each of the leads includes at least one recessed horizontal surface covered by said encapsulating material.
Claim 4
Dependent Claim 38 words
The semiconductor package of claim 1 , wherein the second side of each of the leads includes a recessed horizontal surface at the inner end of the lead, said recessed horizontal surface being covered by said encapsulating material.
Claim 5
Dependent Claim 25 words
The semiconductor package of claim 1 , wherein the second sides of the leads exposed at said first exterior surface collectively form rows and columns.
Claim 6
Dependent Claim 66 words
The semiconductor package of claim 1 , wherein the input/output pads of the first semiconductor chip are each electrically connected to the central input/output pads of the second semiconductor chip, and the peripheral input/output pads of the second semiconductor chip are each electrically connected to respective ones of the first sides of the leads, by one of a reflowed metal ball and an anisotropic conductive film.
Claim 7
Dependent Claim 48 words
The semiconductor package of claim 1 , further comprising an insulative layer on the first side of each of the leads, wherein the peripheral input/output pads of the second semiconductor chip are electrically connected to the first sides of respective ones of the leads through said insulative layer.
Claim 8
Dependent Claim 219 words
A semiconductor package comprising: a plurality of horizontal metal leads, each of the leads having a first side, an opposite second side, and an inner end wherein the second side of each of the leads includes at least one recessed horizontal surface and the inner ends of the leads face a central chip placement region; first and second semiconductor chips stacked in said chip placement region, each of said chips having input/output pads, wherein at least some of the input/output pads of the first semiconductor chip face and are electrically connected to respective ones of the input/output pads of the second semiconductor chip by a first conductor, and other input/output pads of one of the first and second semiconductor chips are over the first sides of the leads and are each electrically connected to the first side of a respective one of the leads by a second conductor; and a package body formed of a hardened encapsulating material, wherein at least portions of the first and second semiconductor chips and the conductors are encapsulated in the package body, the recessed horizontal surface of each of the leads is covered by the encapsulating material, and at least a portion of the second side of each of the leads is exposed at a horizontal first exterior surface of the package body.
Claim 9
Dependent Claim 219 words
A semiconductor package comprising: a plurality of horizontal metal leads, each of the leads having a first side, an opposite second side, and an inner end wherein the second side of each of the leads includes at least one recessed horizontal surface and the inner ends of the leads face a central chip placement region; first and second semiconductor chips stacked in said chip placement region, each of said chips having input/output pads, wherein at least some of the input/output pads of the first semiconductor chip face and are electrically connected to respective ones of the input/output pads of the second semiconductor chip by a first conductor, and other input/output pads of one of the first and second semiconductor chips are over the first sides of the leads and are each electrically connected to the first side of a respective one of the leads by a second conductor; and a package body formed of a hardened encapsulating material, wherein at least portions of the first and second semiconductor chips and the conductors are encapsulated in the package body, the recessed horizontal surface of each of the leads is covered by the encapsulating material, and at least a portion of the second side of each of the leads is exposed at a horizontal first exterior surface of the package body.
Claim 10
Dependent Claim 34 words
The semiconductor package of claim 7 , wherein the input/output pads over the first sides of the leads each face and are electrically connected to respective ones of the first sides of the leads.
Claim 11
Dependent Claim 19 words
The semiconductor package of claim 7 , wherein the first and second conductors are each a reflowed metal ball.
Claim 12
Dependent Claim 19 words
The semiconductor package of claim 7 , wherein the first and second conductors are each an anisotropic conductive film.
Claim 13
Dependent Claim 29 words
The semiconductor package of claim 7 , wherein one of the first and second semiconductor chips is in a horizontal plane with the leads in said chip placement region.
Claim 14
Dependent Claim 50 words
The semiconductor package of claim 7 , further comprising an insulative layer on the first side of each of the leads, wherein certain ones of the input/output pads of the second semiconductor chip are electrically connected to the first sides of respective ones of the leads through the insulative layer.
Claim 15
Dependent Claim 25 words
The semiconductor package of claim 7 , wherein the second sides of the leads exposed at the first exterior surface collectively form rows and columns.
Claim 16
Dependent Claim 40 words
The semiconductor package of claim 1 , wherein the peripheral input/output pads of the second semiconductor chip superimposing the first sides of the leads each face and are electrically connected to respective ones of the first sides of the leads.
Claim 17
Dependent Claim 24 words
The semiconductor package of claim 1 , wherein the first semiconductor chip is in a horizontal plane with the leads in the central region.
Claim 18
Dependent Claim 158 words
A semiconductor package comprising: a plurality of leads each defining opposed first and second sides and an inner end, the leads being arranged such that the inner ends collectively define a central region; a first semiconductor chip disposed in the central region and having a plurality of input/output pads; a second semiconductor chip having a plurality of central input/output pads and a plurality of peripheral input/output pads, each of the central input/output pads being aligned with and electrically connected to a respective one of the input/output pads of the first semiconductor chip, with each of the peripheral input/output pads being aligned with and electrically connected to the first side of a respective one of the leads; and a package body at least partially encapsulating the leads and the first and second semiconductor chips such that at least a portion of the second side of each of the leads is exposed in an exterior surface of the package body.
Claim 19
Dependent Claim 158 words
A semiconductor package comprising: a plurality of leads each defining opposed first and second sides and an inner end, the leads being arranged such that the inner ends collectively define a central region; a first semiconductor chip disposed in the central region and having a plurality of input/output pads; a second semiconductor chip having a plurality of central input/output pads and a plurality of peripheral input/output pads, each of the central input/output pads being aligned with and electrically connected to a respective one of the input/output pads of the first semiconductor chip, with each of the peripheral input/output pads being aligned with and electrically connected to the first side of a respective one of the leads; and a package body at least partially encapsulating the leads and the first and second semiconductor chips such that at least a portion of the second side of each of the leads is exposed in an exterior surface of the package body.
Claim 20
Dependent Claim 29 words
The semiconductor package of claim 16 , wherein the second side of each of the leads includes at least one recessed surface which is covered by the package body.
Claim 21
Dependent Claim 33 words
The semiconductor package of claim 16 , wherein the second side of each of the leads includes a recessed surface which extends to the inner end and is covered by the package body.
Claim 22
Dependent Claim 24 words
The semiconductor package of claim 16 , wherein the second sides of the leads exposed in the package body collectively form rows and columns.
Claim 23
Dependent Claim 60 words
The semiconductor package of claim 16 , wherein the input/output pads of the first semiconductor chip are electrically connected to respective ones of the central input/output pads of the second semiconductor chip, and the peripheral input/output pads of the second semiconductor chip are electrically connected to respective ones of the first sides of the leads by a reflowed metal ball.
Claim 24
Dependent Claim 60 words
The semiconductor package of claim 16 , wherein the input/output pads of the first semiconductor chip are electrically connected to respective ones of the central input/output pads of the second semiconductor chip, and the peripheral input/output pads of the second semiconductor chip are electrically connected to respective ones of the first sides of the leads by an anisotropic conductive film.
Claim 25
Dependent Claim 48 words
The semiconductor package of claim 16 , further comprising an insulative layer disposed on the first side of each of the leads, the peripheral input/output pads of the second semiconductor chip being electrically connected to the first sides of respective ones of the leads through the insulative layer.
Claim 26
Dependent Claim 33 words
The semiconductor package of claim 16 , wherein the peripheral input/output pads of the second semiconductor die each face and are electrically connected to respective ones of the first sides of the leads.
Claim 27
Dependent Claim 28 words
The semiconductor package of claim 16 , wherein the first semiconductor chip defines a surface which extends in generally co-planar relation to the first surfaces of the leads.

References Cited (Backward Citations)

US3833984A Cited
US3851221A Cited
US4530152A Cited
US4567643A Cited
US4707724A Cited
US4756080A Cited
US4730232A Cited
US4763188A Cited
US4812896A Cited
US4982265A Cited
US5587341A Cited
US5138438A Cited
JPH0199248A Cited
US5198888A Cited
US5040052A Cited
US5334875A Cited
US5025306A Cited
US5683806A Cited
US5277972B1 Cited
US5277972A Cited
US4996587A Cited
US5273938A Cited
US5200362A Cited
US5012323A Cited
US5165067A Cited
US5041902A Cited
US5463253A Cited
US5343076A Cited
US5279029A Cited
US5140404A Cited
US5435057A Cited
US5347429A Cited
US5216278A Cited
US5715147A Cited
US5172214A Cited
US5157480A Cited
US5229647A Cited
US5172213A Cited
US5221642A Cited
US5258094A Cited
US5200809A Cited
US5614766A Cited
US5332864A Cited
US5569625A Cited
US5214845A Cited
US5502289A Cited
US5495398A Cited
US5422435A Cited
US5639990A Cited
US5278446A Cited
US5426563A Cited
US5608267A Cited
US5859471A Cited
US5406124A Cited
US5473196A Cited
US5424576A Cited
USRE36613E Cited
US5291061A Cited
US5432729A Cited
US5323060A Cited
US5581498A Cited
US5637536A Cited
US5336931A Cited
US5641997A Cited
US5521429A Cited
US5783861A Cited
US5701034A Cited
US5604376A Cited
US5710064A Cited
US5637912A Cited
US5495394A Cited
US5798014A Cited
US5783870A Cited
US5514907A Cited
US5885849A Cited
US5793108A Cited
US5682062A Cited
US6005778A Cited
US5650663A Cited
US5872025A Cited
US6051886A Cited
US5721452A Cited
US5886412A Cited
US5861666A Cited
US5640047A Cited
US5696666A Cited
US5739581A Cited
US6235554B1 Cited
US5689135A Cited
US5646831A Cited
US5866939A Cited
US5877043A Cited
US5977613A Cited
US5835988A Cited
US6001671A Cited
US5917242A Cited
US6080264A Cited
US6214641B1 Cited
JP3169062B2 Cited
US5776798A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2007-07-06 2008-01-05 2008-07-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2011-07-06 2012-01-05 2012-07-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2015-07-06 2016-01-05 2016-07-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag