← Back to Patent Explorer
US5710064A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for manufacturing a semiconductor package

Assignee: Samsung Electronics Co Ltd
•
Filing: 1995-08-10
•
Granted: 1998-01-20
•
Expires: 2015-08-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for manufacturing a semiconductor package, including providing a lead frame in which die pad and side rail areas of the lead frame are mechanically interconnected to, and electrically isolated from each other so that the exposed bottom surface of the die pad does not become coated with a metal plating film during surface treatment for coating outer leads of the lead frame.

Inventors

  • 👤 Young Jae Song
  • 👤 Jeong Woo Seo
  • 👤 Wan Gyun Choi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 22:36
CPC Classifications
H; H10; H10W; H10W40/00; H10W40/70; H10W40/77; H10W40/778; H10W70/00; H10W70/40; H10W70/421; H10W70/438; H10W70/01; H10W70/04; H10W70/041; H10W70/048; H10W70/411; H10W72/00; H10W72/01; H10W72/015; H10W72/071; H10W72/075; H10W72/50; H10W74/00; H10W74/01; H10W90/00; H10W90/811; H10W72/531; H10W72/536; H10W72/5363; H10W72/541; H10W72/5445; H10W72/5449; H10W72/851; H10W72/874; H10W72/884; H10W90/701; H10W90/731; H10W90/736; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 373 words
A method for manufacturing a semiconductor package, comprising the steps of: (a) providing a lead frame having a die pad having one face arranged to have a semiconductor chip mounted thereto and an opposite face, having a plurality of inner leads spaced from one another beyond the outer perimeter of the die pad, having a plurality of outer leads integrally extending from respective ones of the inner leads and further from the die pad, having two dam bars provided so as to be respectively located spaced from a first set of two laterally opposite sides of the die pad so as to form temporary interconnections between leads where respective outer leads integrally extend from respective inner leads, having two side rails respectively spaced from a second set of two longitudinally opposite sides of the die pad, having the two dam bars at longitudinally opposite ends thereof connecting with the respective side rails, so as to define inwardly of a perimeter defined by the dam bars and side rails the outer perimeter of a region to be encapsulated, and having at least two oppositely extending tie bars, each connecting a respective side of the die pad with a respective side rail; (b) mounting a semiconductor chip on said one face of said die pad; (c) cutting across and thereby severing said tie bars; (d) electrically connecting a plurality of wires between the semiconductor chip and respective ones of said inner leads; (e) encapsulating with a molding material the semiconductor chip, wires, inner leads, and said one face of said die pad out to said outer perimeter of said region to be encapsulated, while leaving a said opposite face of said die pad exposed, and while providing mechanical support for said die pad relative to said side rails within said outer perimeter of said region; (f) cutting said dam bars from extending between respective of said outer leads of said lead frame; and (g) electroplating a protective metallic coating onto said outer leads, in an electroplating process in which at least one said side rail is used as a cathode, and during which said exposed opposite face of the die pad, being relatively electrically isolated from the side rails, remains unplated by said metallic coating.
Claim 2
Independent Claim 373 words
A method for manufacturing a semiconductor package, comprising the steps of: (a) providing a lead frame having a die pad having one face arranged to have a semiconductor chip mounted thereto and an opposite face, having a plurality of inner leads spaced from one another beyond the outer perimeter of the die pad, having a plurality of outer leads integrally extending from respective ones of the inner leads and further from the die pad, having two dam bars provided so as to be respectively located spaced from a first set of two laterally opposite sides of the die pad so as to form temporary interconnections between leads where respective outer leads integrally extend from respective inner leads, having two side rails respectively spaced from a second set of two longitudinally opposite sides of the die pad, having the two dam bars at longitudinally opposite ends thereof connecting with the respective side rails, so as to define inwardly of a perimeter defined by the dam bars and side rails the outer perimeter of a region to be encapsulated, and having at least two oppositely extending tie bars, each connecting a respective side of the die pad with a respective side rail; (b) mounting a semiconductor chip on said one face of said die pad; (c) cutting across and thereby severing said tie bars; (d) electrically connecting a plurality of wires between the semiconductor chip and respective ones of said inner leads; (e) encapsulating with a molding material the semiconductor chip, wires, inner leads, and said one face of said die pad out to said outer perimeter of said region to be encapsulated, while leaving a said opposite face of said die pad exposed, and while providing mechanical support for said die pad relative to said side rails within said outer perimeter of said region; (f) cutting said dam bars from extending between respective of said outer leads of said lead frame; and (g) electroplating a protective metallic coating onto said outer leads, in an electroplating process in which at least one said side rail is used as a cathode, and during which said exposed opposite face of the die pad, being relatively electrically isolated from the side rails, remains unplated by said metallic coating.
Claim 3
Dependent Claim 47 words
The method of claim 1, wherein: step (c) results in disconnected segments being made of said tie bars; and said providing of mechanical support, of step (e), is accomplished by taping across respective of said segments using respective pieces of electrically insulative tape, before performing said encapsulating.
Claim 4
Dependent Claim 57 words
The method of claim 1, wherein: said providing of said mechanical support, of step (e), is accomplished by providing said lead frame, in step (a) to further include a plurality of medially extending auxiliary tie bars as projections based on respective of said side rails and ending at free ends within said outer perimeter of said region.

References Cited (Backward Citations)

US5084753A Cited
US5042147A Cited
US4992628A Cited
US5177032A Cited
US5138430A Cited
US5256598A Cited
US5347709A Cited
US5539251A Cited
US5394607A Cited
US5459103A Cited
US5471011A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-01-19 2001-07-21 2002-01-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-01-19 2005-07-21 2006-01-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-01-19 2009-07-21 2010-01-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag