US6563217B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Module assembly for stacked BGA packages
Assignee: Micron Technology Inc
•
Filing: 2002-05-02
•
Granted: 2003-05-13
•
Expires: 2022-05-02
Abstract
Abstract Ball grid array packages that can be stacked to form highly dense components and the method for stacking ball grid arrays. The ball grid array packages comprise flexible or rigid substrates. The ball grid array packages additionally comprise an arrangement for the substantial matching of impedance for the circuits connected to the semiconductor devices.
Inventors
- 👤 David J. Corisis
- 👤 Walter L. Moden
- 👤 Leonard E. Mess
- 👤 Larry D. Kinsman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 01:36
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/14; H05K1/141; H10; H10W; H10W90/00; H10W90/701; H10W70/00; H10W70/60; H10W70/67; H10W70/688; H05K1/145; H05K2201/00; H05K2201/10; H05K2201/10431; H05K2201/10507; H05K2201/10515; H05K2201/1053; H05K2201/10613; H05K2201/10621; H05K2201/10734; H05K3/00; H05K3/22; H05K3/222; H10W70/68; H10W72/00; H10W72/071; H10W72/075; H10W72/20; H10W72/29; H10W72/50; H10W72/551; H10W72/59; H10W72/851; H10W72/853; H10W72/865; H10W72/90; H10W72/931; H10W72/932; H10W72/941; H10W72/944; H10W72/9445; H10W72/951; H10W74/00; H10W90/20; H10W90/288; H10W90/721; H10W90/722; H10W90/731; H10W90/734; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
337 words
A high density semiconductor assembly having at least one semiconductor device mounted on at least one first substrate and at least one semiconductor device mounted on at least one second substrate, said assembly comprising: a plurality of first substrates, each first substrate of the plurality of first substrates having a first side, a second side, an aperture therethrough, at least a portion of at least one circuit located on the first side and on the second side thereof, and a plurality of connection areas on the first side thereof; a plurality of semiconductor devices, each semiconductor device of the plurality of semiconductor devices having an active surface and a plurality of bond pads thereon, at least a portion of the active surface of each semiconductor device secured to the first side of a first substrate of the plurality of first substrates, at least one wire extending through the aperture in the first substrate and connected to the portion of the at least one circuit on the second side of the first substrate and at least one bond pad of the plurality on the active surface of a semiconductor device of the plurality of semiconductor devices; a second substrate having a first side, having a second side, and having portions of at least two circuits on the first side, a portion of one of the at least two circuits connected to the portion of the at least one circuit on the second side of at least one first substrate of the plurality of first substrates; at least one connection between the at least one circuit on the first substrate of the plurality of first substrates and one of the at least two circuits of the second substrate; a bus bar having a first side, a second side, and at least one circuit thereon; and a connection between one of the plurality of connection areas on the first side of the first substrate of the plurality of first substrates and the at least one circuit on the bus bar.
Claim 2
Dependent Claim
337 words
A high density semiconductor assembly having at least one semiconductor device mounted on at least one first substrate and at least one semiconductor device mounted on at least one second substrate, said assembly comprising: a plurality of first substrates, each first substrate of the plurality of first substrates having a first side, a second side, an aperture therethrough, at least a portion of at least one circuit located on the first side and on the second side thereof, and a plurality of connection areas on the first side thereof; a plurality of semiconductor devices, each semiconductor device of the plurality of semiconductor devices having an active surface and a plurality of bond pads thereon, at least a portion of the active surface of each semiconductor device secured to the first side of a first substrate of the plurality of first substrates, at least one wire extending through the aperture in the first substrate and connected to the portion of the at least one circuit on the second side of the first substrate and at least one bond pad of the plurality on the active surface of a semiconductor device of the plurality of semiconductor devices; a second substrate having a first side, having a second side, and having portions of at least two circuits on the first side, a portion of one of the at least two circuits connected to the portion of the at least one circuit on the second side of at least one first substrate of the plurality of first substrates; at least one connection between the at least one circuit on the first substrate of the plurality of first substrates and one of the at least two circuits of the second substrate; a bus bar having a first side, a second side, and at least one circuit thereon; and a connection between one of the plurality of connection areas on the first side of the first substrate of the plurality of first substrates and the at least one circuit on the bus bar.
Claim 3
Dependent Claim
36 words
The assembly of claim 1 , wherein the second substrate includes at least a portion of one circuit on the first side thereof and at least a portion of another circuit on the second side thereof.
Claim 4
Dependent Claim
39 words
The assembly of claim 2 , wherein at least one first substrate of the plurality is connected to at least one circuit on the first side and at least one circuit on the second side of the second substrate.
Claim 5
Dependent Claim
30 words
The assembly of claim 1 , wherein the plurality of first substrates is assembled in a first stack and a second stack on the first side of the second substrate.
Claim 6
Dependent Claim
147 words
The assembly of claim 4 , further comprising: at least one connection between the at least one circuit on a first substrate in the first stack of first substrates and one of the at least two circuits of the second substrate; at least one connection between the at least one circuit on a first substrate in the second stack of first substrates and another circuit of the at least two circuits of the second substrate; and a connection between one of the plurality of connection areas on the first side of the first substrate of the first stack of first substrates and the at least one circuit of the bus bar and a connection between one of the plurality of connection areas on the first side of the first substrate of the second stack of first substrates and the at least one circuit of the bus bar.
Claim 7
Dependent Claim
24 words
The assembly of claim 5 , further comprising: an electrical component connected to one of the at least two circuits on the second substrate.
Claim 8
Dependent Claim
13 words
The assembly of claim 6 , wherein the electrical component includes a resistor.
Claim 9
Dependent Claim
26 words
The assembly of claim 7 , wherein the resistor substantially affects the impedance of the one of the at least two circuits on the second substrate.
Claim 10
Dependent Claim
29 words
The assembly of claim 8 , wherein the first stack of first substrates and the second stack of first substrates are included on each side of the second substrate.
Claim 11
Dependent Claim
496 words
A high density semiconductor device assembly having at least a semiconductor device mounted on a first substrate and at least a semiconductor device mounted on a second substrate, said assembly comprising: a plurality of first substrates, each first substrate of the plurality of first substrates having a first side, a second side, an aperture therethrough, at least a portion of at least one circuit located on the first side and on the second side thereof, and a plurality of connection areas on the first side thereof; a plurality of semiconductor devices, each semiconductor device of the plurality of semiconductor devices having an active surface and a plurality of bond pads thereon, at least a portion of the active surface of each semiconductor device secured to the first side of a first substrate of the plurality of first substrates, at least one wire extending through the aperture in the first substrate and connected to the portion of at least one circuit on the second side of the first substrate and at least one bond pad of the plurality on the active surface of a semiconductor device of the plurality of semiconductor devices; a second substrate having a first side, a second side, and a plurality of circuits on the first side, one of the plurality of circuits on the first side connected to the portion of the at least one circuit on the second side of the first substrate of the plurality of first substrates; at least two connections between circuits on at least two first substrates in a first stack of first substrates and at least two circuits of the plurality of circuits on the first side of the second substrate; at least two connections between circuits on at least two first substrates in a second stack of first substrates and at least two other circuits of the plurality of circuits on the first side of the second substrate; a bus bar having a first side, a second side, and at least two circuits thereon; a first connection between one of the plurality of connection areas on the first side of a first substrate of the first stack of first substrates and a first circuit of the at least two circuits of the bus bar and a connection between one of the plurality of connection areas on the first side of a first substrate of the second stack of first substrates and the first circuit of the at least two circuits on the bus bar; and a second connection between one of the plurality of connection areas on the first side of the first substrate of the first stack of first substrates and a second circuit of the at least two circuits of the bus bar and a connection between one of the plurality of connection areas on the first side of the first substrate of the second stack of first substrates and the second circuit of the at least two circuits of the bus bar.
Claim 12
Dependent Claim
496 words
A high density semiconductor device assembly having at least a semiconductor device mounted on a first substrate and at least a semiconductor device mounted on a second substrate, said assembly comprising: a plurality of first substrates, each first substrate of the plurality of first substrates having a first side, a second side, an aperture therethrough, at least a portion of at least one circuit located on the first side and on the second side thereof, and a plurality of connection areas on the first side thereof; a plurality of semiconductor devices, each semiconductor device of the plurality of semiconductor devices having an active surface and a plurality of bond pads thereon, at least a portion of the active surface of each semiconductor device secured to the first side of a first substrate of the plurality of first substrates, at least one wire extending through the aperture in the first substrate and connected to the portion of at least one circuit on the second side of the first substrate and at least one bond pad of the plurality on the active surface of a semiconductor device of the plurality of semiconductor devices; a second substrate having a first side, a second side, and a plurality of circuits on the first side, one of the plurality of circuits on the first side connected to the portion of the at least one circuit on the second side of the first substrate of the plurality of first substrates; at least two connections between circuits on at least two first substrates in a first stack of first substrates and at least two circuits of the plurality of circuits on the first side of the second substrate; at least two connections between circuits on at least two first substrates in a second stack of first substrates and at least two other circuits of the plurality of circuits on the first side of the second substrate; a bus bar having a first side, a second side, and at least two circuits thereon; a first connection between one of the plurality of connection areas on the first side of a first substrate of the first stack of first substrates and a first circuit of the at least two circuits of the bus bar and a connection between one of the plurality of connection areas on the first side of a first substrate of the second stack of first substrates and the first circuit of the at least two circuits on the bus bar; and a second connection between one of the plurality of connection areas on the first side of the first substrate of the first stack of first substrates and a second circuit of the at least two circuits of the bus bar and a connection between one of the plurality of connection areas on the first side of the first substrate of the second stack of first substrates and the second circuit of the at least two circuits of the bus bar.
Claim 13
Dependent Claim
34 words
The assembly of claim 10 , further comprising: at least two electrical components, at least one electrical component connected to one of the plurality of circuits on the first side of the second substrate.
Claim 14
Dependent Claim
23 words
The assembly of claim 11 , wherein the at least one electrical component of the at least two electrical components includes a resistor.
Claim 15
Dependent Claim
22 words
The assembly of claim 12 , wherein the resistor substantially affects the impedance of a circuit in which the resistor is connected.
Claim 16
Dependent Claim
330 words
A high density semiconductor device assembly having at least a semiconductor device mounted on a first substrate and at least a semiconductor device mounted on a second substrate, said assembly comprising: a plurality of first substrates, each first substrate of the plurality of first substrates having a first side, a second side, an aperture therethrough, at least one circuit having a portion located on the first side and on the second side thereof, and a plurality of connection areas on the first side thereof; a plurality of semiconductor devices, each semiconductor device of the plurality having an active surface and a plurality of bond pads thereon, at least a portion of the active surface of each semiconductor device secured to the first side of a first substrate of the plurality of first substrates, at least one wire extending through the aperture in the first substrate of the plurality of first substrates and connected to the portion of the at least one circuit on the second side of the first substrate and at least one bond pad of the plurality of bond pads on the active surface of a semiconductor device of the plurality of semiconductor devices; a second substrate having a first side, a second side, and at least two circuits on the first side, one of the at least two circuits connected to the portion of the at least one circuit on the second side of the first substrate of the plurality of first substrates; at least one connection between the at least one circuit on the first substrate of the plurality of first substrates and the one of the at least two circuits of the second substrate; a bus bar having a first side, a second side, and at least one circuit thereon; and a connection between one of the plurality of connection areas on the first side of the first substrate of the plurality of first substrates and the at least one circuit on the bus bar.
Claim 17
Dependent Claim
330 words
A high density semiconductor device assembly having at least a semiconductor device mounted on a first substrate and at least a semiconductor device mounted on a second substrate, said assembly comprising: a plurality of first substrates, each first substrate of the plurality of first substrates having a first side, a second side, an aperture therethrough, at least one circuit having a portion located on the first side and on the second side thereof, and a plurality of connection areas on the first side thereof; a plurality of semiconductor devices, each semiconductor device of the plurality having an active surface and a plurality of bond pads thereon, at least a portion of the active surface of each semiconductor device secured to the first side of a first substrate of the plurality of first substrates, at least one wire extending through the aperture in the first substrate of the plurality of first substrates and connected to the portion of the at least one circuit on the second side of the first substrate and at least one bond pad of the plurality of bond pads on the active surface of a semiconductor device of the plurality of semiconductor devices; a second substrate having a first side, a second side, and at least two circuits on the first side, one of the at least two circuits connected to the portion of the at least one circuit on the second side of the first substrate of the plurality of first substrates; at least one connection between the at least one circuit on the first substrate of the plurality of first substrates and the one of the at least two circuits of the second substrate; a bus bar having a first side, a second side, and at least one circuit thereon; and a connection between one of the plurality of connection areas on the first side of the first substrate of the plurality of first substrates and the at least one circuit on the bus bar.
Claim 18
Dependent Claim
30 words
The semiconductor device assembly of claim 14 , wherein the second substrate includes at least one circuit on at least one of the first side and the second side thereof.
Claim 19
Dependent Claim
42 words
The semiconductor device assembly of claim 15 , wherein at least one first substrate of the plurality is connected to the at least one circuit on the at least one of the first side and the second side of the second substrate.
Claim 20
Dependent Claim
32 words
The semiconductor device assembly of claim 14 , wherein the plurality of first substrates is assembled in a first stack and a second stack on the first side of the second substrate.
Claim 21
Dependent Claim
158 words
The semiconductor device assembly of claim 17 , further comprising: at least one connection between the at least one circuit on at least one first substrate in the first stack of first substrates and at least one of the at least two circuits of the second substrate; at least one connection between the at least one circuit on at least one first substrate in the second stack of first substrates and at least one other circuit of the at least two circuits of the second substrate; and a connection between one of the plurality of connection areas on the first side of a first substrate of the first stack of first substrates and the at least one circuit of the bus bar and a connection between one of the plurality of connection areas on the first side of a first substrate of the second stack of first substrates and the at least one circuit of the bus bar.
Claim 22
Dependent Claim
26 words
The semiconductor device assembly of claim 18 , further comprising: an electrical component connected to one of the at least two circuits on the second substrate.
Claim 23
Dependent Claim
15 words
The semiconductor device assembly of claim 19 , wherein the electrical component includes a resistor.
Claim 24
Dependent Claim
28 words
The semiconductor device assembly of claim 20 , wherein the resistor substantially affects the impedance of the one of the at least two circuits on the second substrate.
Claim 25
Dependent Claim
31 words
The semiconductor device assembly of claim 21 , wherein the first stack of first substrates and the second stack of first substrates are included on each side of the second substrate.
Claim 26
Dependent Claim
474 words
A high density semiconductor device assembly having at least a semiconductor device mounted on a first substrate and at least a semiconductor device mounted on a second substrate, said assembly comprising: a plurality of first substrates, each first substrate of the plurality of first substrates having a first side, a second side, an aperture therethrough, at least one circuit having a portion located on the first side and on the second side thereof, and a plurality of connection areas on the first side thereof; a plurality of semiconductor devices, each semiconductor device of the plurality having an active surface and a plurality of bond pads thereon, the active surface of each semiconductor device secured to the first side of a first substrate of the plurality of first substrates, at least one wire extending through the aperture in the first substrate and connected to the portion of the at least one circuit on the second side of the first substrate and at least one bond pad of the plurality on the active surface of a semiconductor device of the plurality of semiconductor devices; a second substrate having a first side, a second side, and a plurality of circuits on the first side, one of the plurality of circuits on the first side connected to the portion of the at least one circuit on the second side of each of the plurality of first substrates; at least two connections between at least two circuits on the plurality of first substrates in a first stack of first substrates and at least two circuits of the plurality of circuits on the second substrate; at least two connections between at least two circuits on the plurality of first substrates in a second stack of first substrates and at least two other circuits of the plurality of circuits on the second substrate; a bus bar having a first side, a second side, and at least two circuits thereon; a first connection between one of the plurality of connection areas on the first side of a first substrate of the first stack of first substrates and one of the at least two circuits of the bus bar and a connection between one of the plurality of connection areas on the first side of a first substrate of the second stack of first substrates and the at least two circuits of the bus bar; and a second connection between one of the plurality of connection areas on the first side of the first substrate of the first stack of first substrates and one of the at least two circuits of the bus bar and a connection between one of the plurality of connection areas on the first side of the first substrate of the second stack of first substrates and another circuit of the at least two circuits of the bus bar.
Claim 27
Dependent Claim
474 words
A high density semiconductor device assembly having at least a semiconductor device mounted on a first substrate and at least a semiconductor device mounted on a second substrate, said assembly comprising: a plurality of first substrates, each first substrate of the plurality of first substrates having a first side, a second side, an aperture therethrough, at least one circuit having a portion located on the first side and on the second side thereof, and a plurality of connection areas on the first side thereof; a plurality of semiconductor devices, each semiconductor device of the plurality having an active surface and a plurality of bond pads thereon, the active surface of each semiconductor device secured to the first side of a first substrate of the plurality of first substrates, at least one wire extending through the aperture in the first substrate and connected to the portion of the at least one circuit on the second side of the first substrate and at least one bond pad of the plurality on the active surface of a semiconductor device of the plurality of semiconductor devices; a second substrate having a first side, a second side, and a plurality of circuits on the first side, one of the plurality of circuits on the first side connected to the portion of the at least one circuit on the second side of each of the plurality of first substrates; at least two connections between at least two circuits on the plurality of first substrates in a first stack of first substrates and at least two circuits of the plurality of circuits on the second substrate; at least two connections between at least two circuits on the plurality of first substrates in a second stack of first substrates and at least two other circuits of the plurality of circuits on the second substrate; a bus bar having a first side, a second side, and at least two circuits thereon; a first connection between one of the plurality of connection areas on the first side of a first substrate of the first stack of first substrates and one of the at least two circuits of the bus bar and a connection between one of the plurality of connection areas on the first side of a first substrate of the second stack of first substrates and the at least two circuits of the bus bar; and a second connection between one of the plurality of connection areas on the first side of the first substrate of the first stack of first substrates and one of the at least two circuits of the bus bar and a connection between one of the plurality of connection areas on the first side of the first substrate of the second stack of first substrates and another circuit of the at least two circuits of the bus bar.
Claim 28
Dependent Claim
32 words
The semiconductor device assembly of claim 23 , further comprising: at least two electrical components, at least one electrical component connected to one of the plurality of circuits on the second substrate.
Claim 29
Dependent Claim
22 words
The semiconductor device assembly of claim 24 , wherein at least one of the at least two electrical components includes a resistor.
Claim 30
Dependent Claim
24 words
The semiconductor device assembly of claim 25 , wherein the resistor substantially affects the impedance of a circuit in which the resistor is connected.
References Cited (Backward Citations)
US3772097A
Cited
US3538397A
Cited
US3460010A
Cited
US3769105A
Cited
US4164751A
Cited
US4266282A
Cited
US4317686A
Cited
JPS5615065A
Cited
US4423431A
Cited
US4604639A
Cited
US4349862A
Cited
US4477736A
Cited
US4577214A
Cited
US4427989A
Cited
JPS5864048A
Cited
JPS5877251A
Cited
US4777518A
Cited
US4731645A
Cited
US4493056A
Cited
US4649418A
Cited
US4720737A
Cited
US4656605A
Cited
US4641425A
Cited
US4605980A
Cited
US4654690A
Cited
US4567542A
Cited
US4691304A
Cited
US4780846A
Cited
JPS6173367A
Cited
US4725924A
Cited
US4748495A
Cited
US4737830A
Cited
US5477067A
Cited
US5016138A
Cited
US5032892A
Cited
US5307309A
Cited
US5266821A
Cited
US4992850A
Cited
US5255156A
Cited
US4996587A
Cited
US5239198A
Cited
US5012323A
Cited
US5182632A
Cited
US5045921A
Cited
US5280192A
Cited
US5107328A
Cited
US5137836A
Cited
US5128831A
Cited
US5280193A
Cited
US5502289A
Cited
US5422435A
Cited
US5495398A
Cited
US5480840A
Cited
US5399898A
Cited
US5438216A
Cited
US5535101A
Cited
US5322207A
Cited
US5323060A
Cited
US5483024A
Cited
US5367435A
Cited
US5477082A
Cited
US5434745A
Cited
US5465470A
Cited
US5739585A
Cited
US6013948A
Cited
US5920118A
Cited
US6097098A
Cited
US6025648A
Cited
US6054753A
Cited
US6075284A
Cited
US6057601A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2006-05-12 | 2006-11-11 | 2007-05-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2010-05-12 | 2010-11-11 | 2011-05-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2014-05-12 | 2014-11-11 | 2015-05-13 | $7700.00 | Window Closed / Lapsed |