US5367435A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic package structure and method of making same
Assignee: GlobalFoundries Inc
•
Filing: 1993-11-16
•
Granted: 1994-11-22
•
Expires: 2013-11-16
Abstract
Abstract An electronic package and method of making same wherein a flexible circuitized substrate is used to interconnect contact sites on a semiconductor device (chip) to respective conductors on a circuitized substrate (PCB). Significantly, the flexible substrate is coupled to the PCB using solder elements which are applied to the flexible substrate prior to semiconductor device coupling to others of the flexible substrates' conductive elements. These other conductive elements are then connected to the devices' contact sites using thermocompression bonding, the bonding occurring through an aperture in the flexible substrate.
Inventors
- 👤 Frank E. Andros
- 👤 Christopher G. Angulas
- 👤 Joseph M. Milewski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 19:16
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/62; H10W70/63; H10W70/635; H05; H05K; H05K3/00; H05K3/36; H05K3/361; H05K3/363; H10W70/67; H10W70/688; H05K2201/00; H05K2201/10; H05K2201/10613; H05K2201/10621; H05K2201/10681; H05K2201/10734; H05K2203/00; H05K2203/04; H05K2203/041; H10W72/00; H10W72/071; H10W72/072; H10W72/07251; H10W72/20
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
155 words
An electronic package comprising: a first circuitized substrate including a surface having a plurality of electrical conductors thereon; a second circuitized substrate electrically coupled to said first circuitized substrate and including a surface having a first plurality of electrical conductive elements thereon, said second circuitized substrate being flexible and including at least one aperture therein; and a semiconductor device having a plurality of contact sites thereon and electrically coupled to said second flexible circuitized substrate along one side of said second substrate, selected ones of said first plurality of electrical conductive elements of said second flexible circuitized substrate bridging said aperture and being electrically coupled to respective, selected ones of said contact sites of said semiconductor device through said aperture, selected ones of said electrical conductive elements being soldered to respective ones of said electrical conductors on said first circuitized substrate, including along a second side of said second substrate, immediately opposite said semiconductor device.
Claim 2
Dependent Claim
155 words
An electronic package comprising: a first circuitized substrate including a surface having a plurality of electrical conductors thereon; a second circuitized substrate electrically coupled to said first circuitized substrate and including a surface having a first plurality of electrical conductive elements thereon, said second circuitized substrate being flexible and including at least one aperture therein; and a semiconductor device having a plurality of contact sites thereon and electrically coupled to said second flexible circuitized substrate along one side of said second substrate, selected ones of said first plurality of electrical conductive elements of said second flexible circuitized substrate bridging said aperture and being electrically coupled to respective, selected ones of said contact sites of said semiconductor device through said aperture, selected ones of said electrical conductive elements being soldered to respective ones of said electrical conductors on said first circuitized substrate, including along a second side of said second substrate, immediately opposite said semiconductor device.
Claim 3
Dependent Claim
15 words
The electronic package of claim 1 wherein said first substrate is a printed circuit board.
Claim 4
Dependent Claim
13 words
The electronic package of claim 2 wherein said electrical conductors comprise metallic pads.
Claim 5
Dependent Claim
62 words
The electronic package of claim 1 wherein said second circuitized substrate includes a second plurality of electrical conductive elements located on a second surface of said substrate opposite said surface having said first plurality of conductors thereon, selected ones of said second plurality of electrical conductive elements being electrically coupled to respective, selected ones of said contact sites of said semiconductor device.
Claim 6
Dependent Claim
32 words
The electronic package of claim 4 wherein said selected ones of said second plurality of electrical conductive elements each comprise a lead member which bridges said aperture within said second circuitized substrate.
Claim 7
Dependent Claim
32 words
The electronic package of claim I wherein said selected ones of said first plurality of electrical conductive elements each comprise a lead member which bridges said aperture within said second circuitized substrate.
Claim 8
Independent Claim
146 words
A method of making an electronic package, said method comprising: providing a first circuitized substrate having a plurality of electrical conductors therein; providing a second circuitized substrate including a surface having a first plurality of electrical conductive elements therein and at least one aperture therein, said conductive elements bridging said aperture; affixing a plurality of solder elements onto respective ones of said first plurality of electrical conductive elements of said second circuitized substrate; providing a semiconductor device having a plurality of contact sites therein; bonding selected ones of said first plurality of electrical conductive elements to respective ones of said contact sites of said semiconductor device through said aperture within said second circuitized substrate; and thereafter bonding said plurality of solder elements on said respective ones of said first plurality of electrical conductive elements to respective ones of said electrical conductors of said first circuitized substrate.
Claim 9
Independent Claim
146 words
A method of making an electronic package, said method comprising: providing a first circuitized substrate having a plurality of electrical conductors therein; providing a second circuitized substrate including a surface having a first plurality of electrical conductive elements therein and at least one aperture therein, said conductive elements bridging said aperture; affixing a plurality of solder elements onto respective ones of said first plurality of electrical conductive elements of said second circuitized substrate; providing a semiconductor device having a plurality of contact sites therein; bonding selected ones of said first plurality of electrical conductive elements to respective ones of said contact sites of said semiconductor device through said aperture within said second circuitized substrate; and thereafter bonding said plurality of solder elements on said respective ones of said first plurality of electrical conductive elements to respective ones of said electrical conductors of said first circuitized substrate.
Claim 10
Dependent Claim
34 words
The method of claim 7 wherein said bonding of said selected ones of said first plurality of electrical conductive elements to said respective ones of said contact sites is accomplished using thermal compression bonding.
Claim 11
Dependent Claim
55 words
The method of claim 7 where said solder elements are affixed to said selected ones of said first plurality of electrical conductive elements by applying a solder paste to each of said conductive elements, positioning a solder ball onto each of said conductive elements having said paste, and thereafter heating said paste and solder balls.
Claim 12
Dependent Claim
40 words
The method of claim 7 wherein said solder elements are affixed to said selected ones of said first plurality of electrical conductive elements by applying a solder ball to each of said conductive elements and thereafter heating said solder balls.
References Cited (Backward Citations)
US3795047A
Cited
JPS5269564A
Cited
JPS5366166A
Cited
US4413308A
Cited
US4435740A
Cited
EP0152189A2
Cited
US5159535A
Cited
US5045975A
Cited
US5054192A
Cited
US5195237A
Cited
US5135155A
Cited
US5164336A
Cited
US5127570A
Cited
US5115964A
Cited
US5057969A
Cited
US5133495A
Cited
US5203075A
Cited
US5222014A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-21 | 1998-05-23 | 1998-11-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-21 | 2002-05-23 | 2002-11-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-21 | 2006-05-23 | 2006-11-22 | $7700.00 | Window Closed / Lapsed |