US4266282A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Vertical semiconductor integrated circuit chip packaging
Assignee: International Business Machines Corp
•
Filing: 1979-03-12
•
Granted: 1981-05-05
•
Expires: 1999-03-12
Abstract
Abstract A semiconductor chip is so designed that the signal and power terminals are brought to one edge of the integrated circuit chip. The integrated circuit chip is then mounted vertically on a substrate which provides signal interconnection and power distribution to the integrated circuit chips as well as a thermal path for conducting heat away from the chips. The electrical connection from the semiconductor chip to the substrate may be by solder reflow or thermal compression bonding techniques. The package is particularly advantageous for memory integrated circuit chips. The vertical integrated circuit chips may alternatively be carried by a tape carrier which is formed into a convoluted form with all integrated circuit chips positioned substantially vertically thereon. This carrier is then bonded electrically and physically to a substrate in areas associated with the integrated circuit chips so that when the substrate is substantially horizontal the integrated circuit chips are substantially vertical in relation thereto. In this alternative, electrical connections may be made to more than one edges of the integrated circuit chips.
Inventors
- 👤 Robert A. Henle
- 👤 Alfred H. Johnson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 13:06
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/611; H10W70/67; H10W70/688; H10W90/00; H10W72/00; H10W72/071; H10W72/072; H10W72/07231; H10W72/07236
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
123 words
A vertical semiconductor memory integrated circuit chip package comprising: a substrate having conductive lines thereon or therein; a plurality of integrated circuit memory chips each of which having its signal and power terminals located on one edge of the chip; said plurality of memory chips are physically and electrically connected at their said one edge to said conductive lines thereon or therein said substrate; and said plurality of memory chips form a random access memory organization by connection of appropriate numbers of said memory chips to one another and to external module contacts through said conductive lines to provide bit address, data in (read), data out (write), column address select, row address select, ground and supply voltage for said random access memory organization.
Claim 2
Dependent Claim
123 words
A vertical semiconductor memory integrated circuit chip package comprising: a substrate having conductive lines thereon or therein; a plurality of integrated circuit memory chips each of which having its signal and power terminals located on one edge of the chip; said plurality of memory chips are physically and electrically connected at their said one edge to said conductive lines thereon or therein said substrate; and said plurality of memory chips form a random access memory organization by connection of appropriate numbers of said memory chips to one another and to external module contacts through said conductive lines to provide bit address, data in (read), data out (write), column address select, row address select, ground and supply voltage for said random access memory organization.
Claim 3
Dependent Claim
57 words
The vertical semiconductor memory integrated circuit chip package of claim 1 wherein said plurality of chips on said substrate form four columns of eighteen chips for each column and said eighteen chips in each column are so connected to form an eighteen bit word which allows one-quarter of the mocule to be powered at any particular time.
Claim 4
Dependent Claim
57 words
The vertical semiconductor memory integrated circuit chip package of claim 1 wherein said plurality of chips on said substrate form eight columns of nine chips for each column and said nine chips in each column are so connected to form a nine bit byte which allows one-eighth of the module to be powered at any particular time.
Claim 5
Dependent Claim
33 words
The vertical memory chip package of claim 1 wherein each of said plurality of chips are supported at their side edges by a portion of a support frame associated with the said substrate.
Claim 6
Dependent Claim
30 words
The vertical memory chip package of claim 1 wherein said integrated circuit chip contains memory circuitry having the longest length of the memory array area parallel to said one edge.
Claim 7
Dependent Claim
85 words
The vertical memory chip package of claim 5 wherein the said memory array is split into two half memory arrays with sense amplifier and column decoder circuits therebetween; and further comprising row decoder circuits in the region of said chip parallel to the shortest length of said memory array; and timing and control, buffer and other support circuits in the region of said chip parallel to the shortest length of said memory array on the side of said array opposite to aid row decoder circuits.
Claim 8
Dependent Claim
162 words
A vertical semiconductor memory chip package comprising: a substrate; a semiconductor memory integrated circuit chip having its signal and power terminals located on one edge of the chip; said semiconductor chip is electrically and physically connected to said substrate at said one edge of said chip by suitable physical connections to electrical paths on or in said substrate for signal interconnection and power distribution to and from the semiconductor chip; said semiconductor chip contains memory circuitry having the longest length of the memory array area parallel to said one edge; said memory array is split into two half memory arrays with sense amplifier and column decoder circuits therebetween; row decoder circuits in the region of said chip parallel to the shortest length of said memory array; and timing and control, buffer and other support circuits in the region of said chip parallel to the shortest length of said memory array on the side of said array opposite to said row decoder circuits.
Claim 9
Dependent Claim
162 words
A vertical semiconductor memory chip package comprising: a substrate; a semiconductor memory integrated circuit chip having its signal and power terminals located on one edge of the chip; said semiconductor chip is electrically and physically connected to said substrate at said one edge of said chip by suitable physical connections to electrical paths on or in said substrate for signal interconnection and power distribution to and from the semiconductor chip; said semiconductor chip contains memory circuitry having the longest length of the memory array area parallel to said one edge; said memory array is split into two half memory arrays with sense amplifier and column decoder circuits therebetween; row decoder circuits in the region of said chip parallel to the shortest length of said memory array; and timing and control, buffer and other support circuits in the region of said chip parallel to the shortest length of said memory array on the side of said array opposite to said row decoder circuits.
Claim 10
Dependent Claim
66 words
The vertical semiconductor memory chip package of claim 7 wherein there are said semiconductor chip is one of a plurality of semiconductor memory chips on said substrate which form four columns of eighteen chips for each column and said eighteen chips in each column are so connected to form an eighteen bit word which allows one-quarter of the module to be powered at any particular time.
Claim 11
Dependent Claim
66 words
The vertical semiconductor memory chip package of claim 7 wherein there are said semiconductor chip is one of a plurality of semiconductor memory chips on said substrate which form eight columns of nine chips for each column and said nine chips in each column are so connected to form a nine bit byte which allows one-eighth of the module to be powered at any particular time.
Claim 12
Dependent Claim
31 words
The vertical semiconductor memory chip package of claim 7 wherein said semiconductor chip is supported at its side edges by a portion of a support frame associated with the said substrate.
References Cited (Backward Citations)
US3447037A
Cited
US3702464A
Cited
US3898631A
Cited
US3916266A
Cited
US3949274A
Cited
US4156938A
Cited
US4050061A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-05-04 | 1984-11-03 | 1985-05-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-05-04 | 1988-11-03 | 1989-05-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-05-04 | 1992-11-03 | 1993-05-05 | $7700.00 | Window Closed / Lapsed |