US6490207B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Delay-locked loop with binary-coupled capacitor
Assignee: Mosaid Technologies Inc
•
Filing: 2001-11-02
•
Granted: 2002-12-03
•
Expires: 2021-11-02
Abstract
Abstract A delay-locked loop incorporates binary-coupled capacitors in a capacitor bank to produce a variable capacitance along a delay line. The variable capacitance allows a delay of the variable delay line to be varied. In response to an input clock signal, the variable delay line produces a delayed output clock signal that is compared at a race detection circuit to the input clock signal. If the delayed clock signal leads the input clock signal, the race detection circuit increments a counter that controls the binary-coupled capacitors. The incremented counter increases the capacitance by coupling additional capacitance to the variable delay line to delay propagation of the delayed clock signal. If the delayed clock signal lags the original clock signal, the race detection circuit decrements the counter to decrease the capacitance, thereby decreasing the delay of the variable delay line. The race detection circuit includes an arbitration circuit that detects when the delayed clock signal and the variable clock signal are substantially synchronized and disables incrementing or decrementing of the counter in response.
Inventors
- 👤 Troy A. Manning
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 12:18
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/22; G11C7/222; H; H03; H03K; H03K5/00; H03K5/13; H03K5/131; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0814
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
227 words
A variable delay circuit for a delay-locked loop, comprising: an input terminal; an output terminal; a first buffer having a first input coupled to the input terminal and a first buffer output; a first capacitor; a second capacitor; a precharge circuit coupled to the first and second capacitors, the precharge circuit being operable to preset the charge of the first and second capacitors, and a first isolation switch coupled between the first buffer output and the first capacitor and between the first buffer output and the second capacitor, the first isolation switch having a first switching input and being responsive to a selection signal at the first switching input to selectively couple the first buffer output to the first capacitor to change the voltage on the first capacitor by altering the charge of the first capacitor and to selectively couple the first buffer output to the second capacitor to change the voltage on the second capacitor by altering the charge of the second capacitor; and a second buffer having a second buffer input coupled to the first buffer output and a second buffer output coupled to the output terminal, the second buffer switching state when the voltage applied to the second buffer input reaches a first predetermined value responsive to the voltage on each capacitor coupled through the first isolation switch changing to a second predetermined value.
Claim 2
Dependent Claim
227 words
A variable delay circuit for a delay-locked loop, comprising: an input terminal; an output terminal; a first buffer having a first input coupled to the input terminal and a first buffer output; a first capacitor; a second capacitor; a precharge circuit coupled to the first and second capacitors, the precharge circuit being operable to preset the charge of the first and second capacitors, and a first isolation switch coupled between the first buffer output and the first capacitor and between the first buffer output and the second capacitor, the first isolation switch having a first switching input and being responsive to a selection signal at the first switching input to selectively couple the first buffer output to the first capacitor to change the voltage on the first capacitor by altering the charge of the first capacitor and to selectively couple the first buffer output to the second capacitor to change the voltage on the second capacitor by altering the charge of the second capacitor; and a second buffer having a second buffer input coupled to the first buffer output and a second buffer output coupled to the output terminal, the second buffer switching state when the voltage applied to the second buffer input reaches a first predetermined value responsive to the voltage on each capacitor coupled through the first isolation switch changing to a second predetermined value.
Claim 3
Dependent Claim
14 words
The variable delay circuit of claim 1 wherein the first buffer comprises an inverter.
Claim 4
Dependent Claim
14 words
The variable delay circuit of claim 1 wherein the second buffer comprises an inverter.
Claim 5
Dependent Claim
53 words
The variable delay circuit of claim 1 for use with a shifted input signal having a delay relative to a reference input signal, the variable delay circuit further including a model circuit serially coupled with the first and second buffers having a model circuit delay corresponding to the delay of the input signal.
Claim 6
Dependent Claim
43 words
The variable delay circuit of claim 4 wherein the model circuit includes: a serially connected chain of delay elements, serially coupled to the first and second buffers; and a programmable bypass circuit selectively programmable to bypass one or more of the delay elements.
Claim 7
Dependent Claim
40 words
The variable delay circuit of claim 1 wherein the precharge circuit comprises a respective switch coupled between a reference voltage and the first and second capacitors, the switches having respective control terminals that are coupled to the first buffer output.
Claim 8
Dependent Claim
24 words
The delay circuit of claim 6 wherein switches coupled between a reference voltage and the first and second capacitors each comprise a respective MOSFET.
Claim 9
Dependent Claim
25 words
The variable delay circuit of claim 1 wherein the first buffer is operable to discharge each capacitor to which the first buffer output is coupled.
Claim 10
Dependent Claim
125 words
A delay circuit comprising: a plurality of capacitors coupled in parallel; a precharge circuit coupled to the capacitors to precharge the capacitors prior to a delay period; a plurality of selection switches each coupled to respective ones of the capacitors, each selection switch being responsive to a selected bit of a digital control signal to selectively couple the respective capacitor to a circuit element during the delay period, the circuit element altering the charge of each capacitor to which it is coupled through a respective switch so that the voltage applied to the circuit element varies as the charge of the capacitors is altered; and a voltage detector generating an output signal responsive to the voltage applied to the circuit element reaching a predetermined value.
Claim 11
Dependent Claim
125 words
A delay circuit comprising: a plurality of capacitors coupled in parallel; a precharge circuit coupled to the capacitors to precharge the capacitors prior to a delay period; a plurality of selection switches each coupled to respective ones of the capacitors, each selection switch being responsive to a selected bit of a digital control signal to selectively couple the respective capacitor to a circuit element during the delay period, the circuit element altering the charge of each capacitor to which it is coupled through a respective switch so that the voltage applied to the circuit element varies as the charge of the capacitors is altered; and a voltage detector generating an output signal responsive to the voltage applied to the circuit element reaching a predetermined value.
Claim 12
Dependent Claim
39 words
The delay circuit of claim 9 wherein the precharge circuit comprises a respective precharge switch coupled between a reference voltage and each of the capacitors, the switches having respective control terminals that are coupled to a first buffer output.
Claim 13
Dependent Claim
16 words
The delay circuit of claim 9 wherein each of the precharge switches comprise a respective MOSFET.
Claim 14
Dependent Claim
13 words
The delay circuit of claim 9 wherein the capacitor have binary-weighted capacitance values.
Claim 15
Independent Claim
82 words
A method of delaying a clock signal, comprising: charging a capacitor bank to a charged voltage in response to a first edge of the clock signal; coupling a selectable number of the capacitors in the capacitor bank to a discharge node; controllably discharging the capacitors in the capacitor bank that are coupled to the discharge node; monitoring the voltage at the discharge node; in response to the monitored voltage falling below a threshold voltage, producing an edge of a delayed clock signal.
Claim 16
Independent Claim
82 words
A method of delaying a clock signal, comprising: charging a capacitor bank to a charged voltage in response to a first edge of the clock signal; coupling a selectable number of the capacitors in the capacitor bank to a discharge node; controllably discharging the capacitors in the capacitor bank that are coupled to the discharge node; monitoring the voltage at the discharge node; in response to the monitored voltage falling below a threshold voltage, producing an edge of a delayed clock signal.
Claim 17
Dependent Claim
49 words
The method of claim 13 wherein the act of controllably discharging the capacitors in the capacitor bank that are coupled to the discharge node comprises controllably discharging the capacitors in the capacitor bank that are coupled to the discharge node responsive to a second edge of the clock signal.
Claim 18
Dependent Claim
16 words
The method of claim 13 wherein the capacitors in the capacitor bank have binary-weighted capacitance values.
References Cited (Backward Citations)
US3633174A
Cited
US4004100A
Cited
US4096402A
Cited
US4077016A
Cited
US4524448A
Cited
US4404474A
Cited
US4481625A
Cited
US4511846A
Cited
US4508983A
Cited
US4603320A
Cited
US4638451A
Cited
US4514647A
Cited
US4573017A
Cited
EP0171720B1
Cited
US4687951A
Cited
US4727541A
Cited
US4600895A
Cited
US4638187B1
Cited
US4638187A
Cited
US4789796A
Cited
US4818995A
Cited
US5636163A
Cited
US4953128A
Cited
EP0295515A1
Cited
US4773085A
Cited
US4972470A
Cited
US5086500A
Cited
US4893087A
Cited
US4984204A
Cited
US5367649A
Cited
US4902986B1
Cited
US4902986A
Cited
US5020023A
Cited
US5555429A
Cited
US5075569A
Cited
US4958088A
Cited
EP0406786A1
Cited
US5165046A
Cited
US5179298A
Cited
US5087828A
Cited
US5408640A
Cited
US5239206A
Cited
EP0450871B1
Cited
US5898242A
Cited
US5243703A
Cited
US5473575A
Cited
US6101152A
Cited
US5657481A
Cited
US6067592A
Cited
US5513327A
Cited
US5038115A
Cited
US5134311A
Cited
US5233564A
Cited
US5062082A
Cited
US5416909A
Cited
EP0476585B1
Cited
US5926436A
Cited
US5122690A
Cited
US5257294A
Cited
US5311483A
Cited
US5128563A
Cited
US5281865A
Cited
US5223755A
Cited
US5500808A
Cited
US5150186A
Cited
US5128560A
Cited
US5220208A
Cited
US5256989A
Cited
US5212601A
Cited
US5289580A
Cited
US5341405A
Cited
US5194765A
Cited
US5276642A
Cited
US5440260A
Cited
US5272729A
Cited
US5465076A
Cited
US5283631A
Cited
US5498990A
Cited
US5315388A
Cited
US5295164A
Cited
US5313431A
Cited
US5321368A
Cited
US5432823A
Cited
US5355391A
Cited
US5233314A
Cited
US5278460A
Cited
US5361002A
Cited
US5390308A
Cited
US5379299A
Cited
US5254883A
Cited
US5410263A
Cited
US5572722A
Cited
US5485490A
Cited
US5268639A
Cited
US5274276A
Cited
US5532714A
Cited
US5473274A
Cited
US5416436A
Cited
US5448193A
Cited
US5311481A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-12-02 | 2006-06-03 | 2006-12-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-12-02 | 2010-06-03 | 2010-12-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-12-02 | 2014-06-03 | 2014-12-03 | $7700.00 | Window Closed / Lapsed |