§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
EP0406786A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Device for transforming a type "D" flip-flop into a flip-flop called type "B" able to sample data both on leading and trailing edges of the clock signal

Assignee: Alcatel Lucent Italia SpA
•
Filing: 1990-07-03
•
Granted: —
•
Expires: 2010-07-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The present invention is directed to the techni­cal field of discrete electronic components and in parti­cular refers to a circuit device for transforming a type "D" flip-flop into a flip-flop called type "B" able to sample data both on leading and trailing edges of the clo­ck signal, which has a first type "D" flip-flop at whose clock input is electrically connected an exclusive OR,to this first type "D" flip-flop is connected a second "D"-­type flip-flop identical to the first one which,being also circuitally connected with the exclusive OR output, allows to realize a flip-flop called type "B" which represents,in the wholly integrated circuital form,a new discrete compo­nent which enables various circuital functions not possi­ble or not practically feasible in the prior art.

Inventors

  • 👤 Michele Bellin

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-28 10:13
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/037

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 165 words
A circuit device for transforming a type "D" flip- flop into a flip-flop called type "B" able to sample data at its input both on leading and trailing edges of the clock signal,of the type comprising an exclusive OR, whose output is circuitally connected to the clock input of a first type "D" flip-flop and a delay circuit means circuitally connected to the exclusive OR too,said device being characterized in that said delay means consists of a second type "D" flip-flop whose outputs QN,Q are respecti­vely the outputs QN,Q of the flip-flop called type "B",and whose input D is the input B of the flip-flop called type "B", and whose clock input is connected to the exclusive OR,this latter having two inputs,the first one being the clock input of the flip-flop called type "B" and the second one being circuitally connected to the input D of said first type "D" flip-flop which input D,in turn, is short-circuited with the input QN of the same flip-flop.
Claim 2
Dependent Claim 165 words
A circuit device for transforming a type "D" flip- flop into a flip-flop called type "B" able to sample data at its input both on leading and trailing edges of the clock signal,of the type comprising an exclusive OR, whose output is circuitally connected to the clock input of a first type "D" flip-flop and a delay circuit means circuitally connected to the exclusive OR too,said device being characterized in that said delay means consists of a second type "D" flip-flop whose outputs QN,Q are respecti­vely the outputs QN,Q of the flip-flop called type "B",and whose input D is the input B of the flip-flop called type "B", and whose clock input is connected to the exclusive OR,this latter having two inputs,the first one being the clock input of the flip-flop called type "B" and the second one being circuitally connected to the input D of said first type "D" flip-flop which input D,in turn, is short-circuited with the input QN of the same flip-flop.
Claim 3
Dependent Claim 23 words
A circuit device according to claim 1, charac­terized in that said device is embodied as a single discre­te component integrated on a chip.
Claim 4
Dependent Claim 41 words
A circuit device for transforming a type "D" flip-flop into a flip-flop called type "B" able to sample data at its input both on leading and trailing edges of the clock signal as hereinbefore described and illustrated for the proposed objects.
Claim 5
Dependent Claim 41 words
A circuit device for transforming a type "D" flip-flop into a flip-flop called type "B" able to sample data at its input both on leading and trailing edges of the clock signal as hereinbefore described and illustrated for the proposed objects.

References Cited (Backward Citations)

GB2123634A Cited
EP0198677A2 Cited
US4749937A Cited
EP0310377A2 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag