US5555429A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiport RAM based multiprocessor
Assignee: Micron Technology Inc
•
Filing: 1995-05-08
•
Granted: 1996-09-10
•
Expires: 2015-05-08
Abstract
Abstract Presented is an integrated circuit chip including a random access memory (RAM) array, serial access memory (SAM), an arithmetic logic unit, a bidirectional shift register, and masking circuitry. The arithmetic logic unit, SAM, shift register, and masking circuitry are all as wide as one side of the RAM array, and are all communicable with each other via data transfer means. This allows wide word processing, user configurable for parallel processing. Bits masked by the masking circuitry are selectable by data in the bidirectional shift register, providing shiftable masking means. Random access and serial access are done through separate ports. The bidirectional shift register is optionally serially accessible. Methods of use are also presented.
Inventors
- 👤 Ward D. Parkinson
- 👤 William K. Waller
- 👤 Mirmajid Seyyedy
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 06:52
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/80; G06F15/8007; G06F15/8015; G06F15/78; G06F15/7807; G06F15/7821; G06F15/7896
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
257 words
An integrated circuit, comprising: a) random access memory having at least a first portion of memory cells for storing data, said first portion of memory cells arranged to have a width; b) a serial access memory for storing data, said serial access memory having a width equal to said width of said first portion of memory cells; c) a memory store for storing data, a width of said memory store equal to said width of said first portion of memory cells; d) an arithmetic logic unit for performing at least one of a logic function and an arithmetic function, said arithmetic logic unit having a width equal to said width of said first portion of memory cells, said arithmetic logic unit serially electrically interposed between said serial access memory and said memory store, said arithmetic logic unit receiving an input signal from at least one of said serial access memory and said memory store and outputting an output signal to a remaining one of said serial access memory and said memory store; e) a data transfer node for accepting data in parallel from said serial access memory and from said memory store and for providing data in parallel to said serial access memory and to said memory store and to said arithmetic logic unit; and f) a coupling means for coupling said data transfer node to said dynamic random access memory, said coupling means capable of transferring data bidirectionally between said dynamic random access memory and said data transfer node without accessing data through an external port.
Claim 2
Dependent Claim
257 words
An integrated circuit, comprising: a) random access memory having at least a first portion of memory cells for storing data, said first portion of memory cells arranged to have a width; b) a serial access memory for storing data, said serial access memory having a width equal to said width of said first portion of memory cells; c) a memory store for storing data, a width of said memory store equal to said width of said first portion of memory cells; d) an arithmetic logic unit for performing at least one of a logic function and an arithmetic function, said arithmetic logic unit having a width equal to said width of said first portion of memory cells, said arithmetic logic unit serially electrically interposed between said serial access memory and said memory store, said arithmetic logic unit receiving an input signal from at least one of said serial access memory and said memory store and outputting an output signal to a remaining one of said serial access memory and said memory store; e) a data transfer node for accepting data in parallel from said serial access memory and from said memory store and for providing data in parallel to said serial access memory and to said memory store and to said arithmetic logic unit; and f) a coupling means for coupling said data transfer node to said dynamic random access memory, said coupling means capable of transferring data bidirectionally between said dynamic random access memory and said data transfer node without accessing data through an external port.
Claim 3
Dependent Claim
16 words
The integrated circuit as specified in claim 2, wherein said memory store is a latch circuit.
Claim 4
Dependent Claim
23 words
The integrated circuit as specified in claim 2, wherein the output signal of said arithmetic logic unit is latched in said memory store.
Claim 5
Dependent Claim
16 words
The integrated circuit as specified in claim 1, wherein said memory store is a shift register.
Claim 6
Dependent Claim
21 words
The integrated circuit as specified in claim 4, wherein said shift register provides the input signal to said arithmetic logic unit.
Claim 7
Dependent Claim
47 words
The integrated circuit as specified in claim 1, wherein said arithmetic logic unit performs one of said logic function and said arithmetic function on data received from said transfer node and on the input signal received from one of said serial access memory and said memory store.
Claim 8
Dependent Claim
57 words
The integrated circuit as specified in claim 1, further comprising a masking means having a width equal to said width of said first portion of memory cells, said masking means masking a data transfer between said dynamic random access memory and at least one of said arithmetic logic unit, said serial access memory, and said memory store.
Claim 9
Dependent Claim
29 words
The integrated circuit as specified in claim 6, wherein said masking means is responsive to an output signal of one of said memory store and said serial access memory.
Claim 10
Dependent Claim
82 words
An integrated circuit, comprising: a) a dynamic random access memory having at least one portion having a width; b) a plurality of data stores comprising an arithmetic logic unit, said data stores having widths equal to said width of said at least one portion; and c) a transfer means for transferring data bidirectionally in parallel between at least two of said data stores of said plurality of data stores and said dynamic random access memory, without accessing data through an external port.
Claim 11
Dependent Claim
82 words
An integrated circuit, comprising: a) a dynamic random access memory having at least one portion having a width; b) a plurality of data stores comprising an arithmetic logic unit, said data stores having widths equal to said width of said at least one portion; and c) a transfer means for transferring data bidirectionally in parallel between at least two of said data stores of said plurality of data stores and said dynamic random access memory, without accessing data through an external port.
Claim 12
Dependent Claim
257 words
A computer system, comprising: a) random access memory having at least a first portion of memory cells for storing data, said first portion of memory cells arranged to have a width; b) a serial access memory for storing data, said serial access memory having a width equal to said width of said first portion of memory cells; c) a memory store for storing data, a width of said memory store equal to said width of said first portion of memory cells; d) an arithmetic logic unit for performing at least one of a logic function and an arithmetic function, said arithmetic logic unit having a width equal to said width of said first portion of memory cells, said arithmetic logic unit serially electrically interposed between said serial access memory and said memory store, said arithmetic logic unit receiving an input signal from at least one of said serial access memory and said memory store and outputting an output signal to a remaining one of said serial access memory and said memory store; e) a data transfer node for accepting data in parallel from said serial access memory and from said memory store and for providing data in parallel to said serial access memory and to said memory store and to said arithmetic logic unit; and f) a coupling means for coupling said data transfer node to said dynamic random access memory, said coupling means capable of transferring data bidirectionally between said dynamic random access memory and said data transfer node without accessing data through an external port.
Claim 13
Dependent Claim
257 words
A computer system, comprising: a) random access memory having at least a first portion of memory cells for storing data, said first portion of memory cells arranged to have a width; b) a serial access memory for storing data, said serial access memory having a width equal to said width of said first portion of memory cells; c) a memory store for storing data, a width of said memory store equal to said width of said first portion of memory cells; d) an arithmetic logic unit for performing at least one of a logic function and an arithmetic function, said arithmetic logic unit having a width equal to said width of said first portion of memory cells, said arithmetic logic unit serially electrically interposed between said serial access memory and said memory store, said arithmetic logic unit receiving an input signal from at least one of said serial access memory and said memory store and outputting an output signal to a remaining one of said serial access memory and said memory store; e) a data transfer node for accepting data in parallel from said serial access memory and from said memory store and for providing data in parallel to said serial access memory and to said memory store and to said arithmetic logic unit; and f) a coupling means for coupling said data transfer node to said dynamic random access memory, said coupling means capable of transferring data bidirectionally between said dynamic random access memory and said data transfer node without accessing data through an external port.
Claim 14
Dependent Claim
82 words
A computer system, comprising: a) a dynamic random access memory having at least one portion having a width; b) a plurality of data stores comprising an arithmetic logic unit, said data stores having widths equal to said width of said at least one portion; and c) a transfer means for transferring data bidirectionally in parallel between at least two of said data stores of said plurality of data stores and said dynamic random access memory, without accessing data through an external port.
Claim 15
Dependent Claim
82 words
A computer system, comprising: a) a dynamic random access memory having at least one portion having a width; b) a plurality of data stores comprising an arithmetic logic unit, said data stores having widths equal to said width of said at least one portion; and c) a transfer means for transferring data bidirectionally in parallel between at least two of said data stores of said plurality of data stores and said dynamic random access memory, without accessing data through an external port.
References Cited (Backward Citations)
US3767906A
Cited
US4065666A
Cited
US4142242A
Cited
US4257095A
Cited
US4270167A
Cited
US4228518A
Cited
US4215401A
Cited
US4484259A
Cited
US4338675A
Cited
US4349888A
Cited
US4797808A
Cited
US4417314A
Cited
US4541067A
Cited
US4622648A
Cited
US4724517A
Cited
US4580215A
Cited
US4567385A
Cited
US4851834A
Cited
US4723223A
Cited
US4620117A
Cited
US4933577A
Cited
US4752901A
Cited
US5003508A
Cited
US4839539A
Cited
US4878191A
Cited
US4912636A
Cited
US5034887A
Cited
US4893031A
Cited
US5053949A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-09-10 | 2000-03-11 | 2000-09-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-09-10 | 2004-03-11 | 2004-09-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-09-10 | 2008-03-11 | 2008-09-10 | $7700.00 | Window Closed / Lapsed |