US6067592A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System having a synchronous memory device
Assignee: Rambus Inc
•
Filing: 1999-07-21
•
Granted: 2000-05-23
•
Expires: 2019-07-21
Abstract
Abstract A system for use in a computer, the system comprises a memory device and a controller or master to generate a request to provide data. The memory device includes at least one section of memory, having a plurality of memory cells, and a programmable register to store a value which is representative of a number of clock cycles of a first external clock signal to transpire before the memory device outputs data onto the bus in response to the request to provide data. The memory device may further include a plurality of output drivers and a delay lock loop circuitry wherein the delay lock loop circuitry generates a first internal clock signal using the first external clock signal. The plurality of output drivers, in response to the first internal clock signal, output data onto the bus. The plurality of output drivers output data on the bus after the number of clock cycles of the first external clock signal transpire and synchronously with respect to the first external clock signal. The delay lock loop circuitry may also generate the first internal clock signal using the first external clock signal and a second external clock signal.
Inventors
- 👤 Michael Farmwald
- 👤 Mark Horowitz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 22:17
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/1066; G06; G06F; G06F11/00; G06F11/006; G06F12/00; G06F12/02; G06F12/0215; G06F12/06; G06F12/0646; G06F12/0653; G06F12/0661; G06F12/0684; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; G06F13/161; G06F13/1668; G06F13/1678; G06F13/1689; G06F13/1694; G06F13/36; G06F13/368; G06F13/376; G06F13/38; G06F13/42; G06F13/4204; G06F13/4234; G06F13/4239; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/4076; G11C11/409; G11C11/4096; G11C29/00; G11C29/70; G11C29/88; G11C5/00; G11C5/02; G11C5/04; G11C5/06; G11C5/063; G11C5/066; G11C7/1006; G11C7/1012; G11C7/1015; G11C7/1045; G11C7/1057; G11C7/1069; G11C7/1072; G11C7/1078; G11C7/1084; G11C7/22; G11C7/222; G11C7/225; G11C8/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1048; G11C2207/00; G11C2207/10; G11C2207/105; G11C2207/108; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 42
Claim 1
Independent Claim
176 words
A memory system having a master coupled to a bus to generate a request to provide data, the memory system having a plurality of memory devices, wherein each memory device is coupled to the bus and includes at least one memory section having a plurality of memory cells, the memory system comprises: a first memory device including: clock receiver circuitry, coupled to the bus, to receive a first external clock signal; a register to store a value which is representative of a number of clock cycles of the first external clock to transpire before data is output by the first memory device onto the bus in response to a request to provide data; and a second memory device including: clock receiver circuitry, coupled to the bus, to receive the first external clock signal; a register to store a value which is representative of a number of clock cycles of the first external clock signal to transpire before data is output by the second memory device onto the bus in response to a request to provide data.
Claim 2
Dependent Claim
176 words
A memory system having a master coupled to a bus to generate a request to provide data, the memory system having a plurality of memory devices, wherein each memory device is coupled to the bus and includes at least one memory section having a plurality of memory cells, the memory system comprises: a first memory device including: clock receiver circuitry, coupled to the bus, to receive a first external clock signal; a register to store a value which is representative of a number of clock cycles of the first external clock to transpire before data is output by the first memory device onto the bus in response to a request to provide data; and a second memory device including: clock receiver circuitry, coupled to the bus, to receive the first external clock signal; a register to store a value which is representative of a number of clock cycles of the first external clock signal to transpire before data is output by the second memory device onto the bus in response to a request to provide data.
Claim 3
Dependent Claim
25 words
The memory system of claim 1 wherein each value represents a fraction or an integer multiple number of cycles of the first external clock signal.
Claim 4
Dependent Claim
12 words
The memory system of claim 1 wherein each value is hard wired.
Claim 5
Dependent Claim
55 words
The memory system of claim 1 wherein the first memory device and the second memory device each further include a plurality of output drivers which output data synchronously with respect to the first external clock signal, and wherein the data is output after the number of clock cycles of the first external clock signal transpire.
Claim 6
Dependent Claim
55 words
The memory system of claim 1, wherein the first memory device and the second memory device each further include: an identification register to store a memory identification value which identifies each of the first and second memory device on the bus; and interface circuitry, coupled to the bus, to receive identification information from the bus.
Claim 7
Dependent Claim
18 words
The memory system of claim 5, wherein the identification information is included in a request to provide data.
Claim 8
Dependent Claim
63 words
The memory system of claim 5, wherein the first memory device and the second memory device each further include: comparison circuitry, coupled to the identification register and the interface circuitry, to determine whether the identification information corresponds to the memory identification value wherein when the identification information corresponds to the memory identification value, the memory device responds to the request to provide data.
Claim 9
Dependent Claim
12 words
The memory system of claim 5, wherein each identification register is programmable.
Claim 10
Dependent Claim
26 words
The memory system of claim 5, wherein each identification register stores a unique identification value to identify the first memory device from the second memory device.
Claim 11
Dependent Claim
34 words
The memory system of claim 5, wherein each identification register stores a special device identification value to identify the first and second memory device and a plurality of other memory devices on the bus.
Claim 12
Dependent Claim
70 words
The memory system of claim 1 wherein the first memory device and second memory device each further include: a plurality of output drivers; and clock generation circuitry coupled to the clock receiver circuitry wherein the clock generation circuitry receives the first external clock signal and generates a first internal clock signal, wherein the plurality of output drivers, in response to the first internal clock signal, output data onto the bus.
Claim 13
Dependent Claim
30 words
The memory system of claim 11 wherein the first external clock signal is a low voltage swing signal and the first internal clock signal is a full voltage swing signal.
Claim 14
Dependent Claim
32 words
The memory system of claim 11 wherein the clock generation circuitry includes at least one delay lock loop circuit to generate the first internal clock signal using the first external clock signal.
Claim 15
Dependent Claim
36 words
The memory system of claim 1, wherein the first memory device and the second memory device each further include a plurality of input receivers to sample data synchronously with respect to the first external clock signal.
Claim 16
Dependent Claim
25 words
The memory system of claim 1 wherein the clock receiver circuitry of the first and second memory device each receive a second external clock signal.
Claim 17
Dependent Claim
41 words
The memory system of claim 15 wherein the first memory device and the second memory device each further include a plurality of input receivers to sample information from the bus synchronously with respect to the first and second external clock signals.
Claim 18
Dependent Claim
36 words
The memory system of claim 15, wherein the clock receiver circuitry of each the first and second memory each include clock generation circuitry to generate a first internal clock signal and a second internal clock signal.
Claim 19
Dependent Claim
71 words
The memory system of claim 17 wherein the first and second memory devices each further include a multiplexer and a plurality of internal I/O lines, wherein the multiplexer is coupled to the clock generation circuitry to receive the first and the second internal clock signals, and wherein the multiplexer couples the internal I/O lines to an input of an output driver in response to the first and second internal clock signals.
Claim 20
Dependent Claim
79 words
The memory system of claim 17, wherein the first and second memory devices each further include: a first input latch coupled to the first internal clock signal, wherein the first input latch latches first information in response to a rising edge of the first internal clock signal; and a second input latch coupled to the second internal clock signal, wherein the second input latch latches second information in response to a rising edge of the second internal clock signal.
Claim 21
Dependent Claim
19 words
The memory system of claim 1 wherein the bus further includes a plurality of conductors terminated by an impedance.
Claim 22
Dependent Claim
89 words
A computer system comprising: a master coupled to a bus to generate a request to provide data; a memory device including: at least one memory section having a plurality of memory cells; clock receiver circuitry, coupled to the bus, to receive a first external clock signal; and a register to store a value which is representative of a number of clock cycles of the first external clock signal to transpire before data is output by the memory device onto the bus in response to the request to provide data.
Claim 23
Dependent Claim
89 words
A computer system comprising: a master coupled to a bus to generate a request to provide data; a memory device including: at least one memory section having a plurality of memory cells; clock receiver circuitry, coupled to the bus, to receive a first external clock signal; and a register to store a value which is representative of a number of clock cycles of the first external clock signal to transpire before data is output by the memory device onto the bus in response to the request to provide data.
Claim 24
Dependent Claim
25 words
The computer system of claim 21 wherein the value represents a fraction or an integer multiple number of cycles of the first external clock signal.
Claim 25
Dependent Claim
12 words
The computer system of claim 21 wherein the value is hard wired.
Claim 26
Dependent Claim
37 words
The computer system of claim 21 wherein the memory device further includes a plurality of output drivers which output data synchronously with respect to the first external clock signal, and after the number of clock cycles transpire.
Claim 27
Dependent Claim
43 words
The computer system of claim 21, wherein the memory device further includes: an identification register to store a memory identification value which identifies the memory device on the bus; and interface circuitry, coupled to the bus, to receive identification information from the bus.
Claim 28
Dependent Claim
28 words
The computer system of claim 25, wherein the identification information is included in the request to provide data, and wherein the request to provide data is a packet.
Claim 29
Dependent Claim
35 words
The computer system of claim 25, wherein the memory device further includes comparison circuitry, coupled to the identification register and the interface circuitry, to determine whether the identification information corresponds to the memory identification value.
Claim 30
Dependent Claim
12 words
The computer system of claim 25, wherein the identification register is programmable.
Claim 31
Dependent Claim
67 words
The computer system of claim 21 wherein the memory device further includes: a plurality of output drivers; and clock generation circuitry coupled to the clock receiver circuitry wherein the clock generation circuitry receives the first external clock signal and generates first and second internal clock signals, wherein the plurality of output drivers, in response to the first and second internal clock signals, output data onto the bus.
Claim 32
Dependent Claim
88 words
The computer system of claim 29, wherein the memory device further includes a multiplexer coupled to the clock generation circuitry to receive the first and the second internal clock signals wherein the multiplexer couples a first internal I/O line to an input of an output driver synchronously with respect to a rising edge of the first internal clock signal and the multiplexer couples a second internal I/O line to the input of the output driver synchronously with respect to a rising edge of the second internal clock signal.
Claim 33
Dependent Claim
75 words
The computer system of claim 29, wherein the memory devices further includes: a first input latch coupled to the first internal clock signal, wherein the first input latch latches first information in response to a rising edge of the first internal clock signal; and a second input latch coupled to the second internal clock signal, wherein the second input latch latches second information in response to a rising edge of the second internal clock signal.
Claim 34
Dependent Claim
64 words
The computer system of claim 21 wherein the memory device further includes: a plurality of output drivers; and clock generation circuitry coupled to the clock receiver circuitry wherein the clock generation circuitry receives the first external clock signal and generates a first internal clock signal, wherein the plurality of output drivers, in response to the first internal clock signal, output data onto the bus.
Claim 35
Dependent Claim
30 words
The computer system of claim 32, wherein the first external clock signal is a low voltage swing signal and the first internal clock signal is a full voltage swing signal.
Claim 36
Dependent Claim
30 words
The computer system of claim 32 wherein the clock generation circuitry includes a delay lock loop circuit to generate the first internal clock signal using the first external clock signal.
Claim 37
Independent Claim
83 words
A system for use in a computer, the system comprising: a controller, coupled to a bus, to generate a request to provide data; a memory device including: at least one section of memory having a plurality of memory cells; and a programmable register to store a value which is representative of a number of clock cycles of a first external clock signal to transpire before data is output by the memory device onto the bus in response to a request to provide data.
Claim 38
Independent Claim
83 words
A system for use in a computer, the system comprising: a controller, coupled to a bus, to generate a request to provide data; a memory device including: at least one section of memory having a plurality of memory cells; and a programmable register to store a value which is representative of a number of clock cycles of a first external clock signal to transpire before data is output by the memory device onto the bus in response to a request to provide data.
Claim 39
Dependent Claim
49 words
The system of claim 35 wherein the memory device further includes: a plurality of output drivers, coupled to the bus, to output data on the bus after the number of clock cycles of the first external clock signal transpire and synchronously with respect to the first external clock signal.
Claim 40
Dependent Claim
34 words
The system of claim 35 wherein the memory device further includes an input receiver coupled to the bus, to sample the request to provide data synchronously with respect to the first external clock signal.
Claim 41
Dependent Claim
57 words
The system of claim 35 wherein the memory device further includes: a plurality of output drivers coupled to the bus; and delay lock loop circuitry to generate a first internal clock signal using the first external clock signal, wherein the plurality of output drivers, in response to the first internal clock signal, output data onto the bus.
Claim 42
Dependent Claim
66 words
The system of claim 35 wherein the memory device further includes: a plurality of output drivers coupled to the bus; and delay lock loop circuitry to generate first and second internal clock signals using the first external clock signal and a second external clock signal, wherein the plurality of output drivers, in response to the first and second internal clock signals, output data onto the bus.
References Cited (Backward Citations)
US3821715A
Cited
US3972028A
Cited
US3975714A
Cited
US3882470A
Cited
US4099231A
Cited
US4183095A
Cited
US4315308A
Cited
US4373183A
Cited
US4445204A
Cited
US4513370A
Cited
US4571672A
Cited
US4570220A
Cited
US4727475A
Cited
US4803621A
Cited
US5140688A
Cited
US5018109A
Cited
US4937733A
Cited
US4882712A
Cited
US5040153A
Cited
US4928265A
Cited
US4916670A
Cited
US5301278A
Cited
US5034917A
Cited
US5251309A
Cited
US5153856A
Cited
US4937734A
Cited
US5371892A
Cited
US5513327A
Cited
US5841707A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-05-23 | 2003-11-22 | 2004-05-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-05-23 | 2007-11-22 | 2008-05-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-05-23 | 2011-11-22 | 2012-05-23 | $7700.00 | Window Closed / Lapsed |