§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4958088A Expired / Lapsed US ⏱️ 0.0 years remaining

Low power three-stage CMOS input buffer with controlled switching

Assignee: Micron Technology Inc
•
Filing: 1989-06-19
•
Granted: 1990-09-18
•
Expires: 2009-06-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A CMOS low power Schmitt type input buffer for a dynamic random access memory (DRAM) circuit. This buffer is further characterized in that a falling edge on the input has better than average noise immunity and has a slightly longer propagation time through the buffer than a rising edge.

Inventors

  • 👤 Mohammad H. Farah-Bakhsh
  • 👤 Stephen L. Casper

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 22:19
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/0948; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/3565

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 265 words
A buffer, comprising: (a) an output; (b) an output stage which includes a pulldown device and a pullup device coupled to the output, wherein the pullup device is deactivated before said pulldown device is activated; (c) an input stage, comprising a first transistor of a first conductivity type, and a second transistor of a second conductivity type, said transistors gated by an input node, a first terminal of said first transistor responsive to a supply potential, a second terminal of said first transistor and a first terminal of said second transistor connected to a first node, a second terminal of said second transistor responsive to a reference potential; (d) a middle stage, comprising third and fourth transistors of said second conductivity type, said third transistor gated by said first node, said fourth transistor gated by said input node, a first terminal of said third transistor responsive to said supply potential, a second terminal of said third transistor and a first terminal of said fourth transistor connected to a second node, a second terminal of said fourth transistor responsive to said reference potential; and (e) said output stage comprising a fifth transistor of said first conductivity type and a sixth transistor of said second conductivity type, said fifth transistor gated by said first node, said sixth transistor gated by said second node, a first terminal of said fifth transistor responsive to said supply potential, a second terminal of said fifth transistor and a first terminal of said sixth transistor connected to an output node, a second terminal of said sixth transistor responsive to said reference potential.
Claim 2
Dependent Claim 265 words
A buffer, comprising: (a) an output; (b) an output stage which includes a pulldown device and a pullup device coupled to the output, wherein the pullup device is deactivated before said pulldown device is activated; (c) an input stage, comprising a first transistor of a first conductivity type, and a second transistor of a second conductivity type, said transistors gated by an input node, a first terminal of said first transistor responsive to a supply potential, a second terminal of said first transistor and a first terminal of said second transistor connected to a first node, a second terminal of said second transistor responsive to a reference potential; (d) a middle stage, comprising third and fourth transistors of said second conductivity type, said third transistor gated by said first node, said fourth transistor gated by said input node, a first terminal of said third transistor responsive to said supply potential, a second terminal of said third transistor and a first terminal of said fourth transistor connected to a second node, a second terminal of said fourth transistor responsive to said reference potential; and (e) said output stage comprising a fifth transistor of said first conductivity type and a sixth transistor of said second conductivity type, said fifth transistor gated by said first node, said sixth transistor gated by said second node, a first terminal of said fifth transistor responsive to said supply potential, a second terminal of said fifth transistor and a first terminal of said sixth transistor connected to an output node, a second terminal of said sixth transistor responsive to said reference potential.
Claim 3
Dependent Claim 39 words
The buffer of claim 1, wherein said first transistor is minimally sized to gate said third and fifth transistors, and wherein said third transistor is minimally sized to gate said sixth transistor, thereby reducing power requirements of the buffer.
Claim 4
Dependent Claim 19 words
The buffer of claim 1, wherein said first conductivity type is p and said second conductivity type is n.
Claim 5
Dependent Claim 307 words
A buffer comprising: (a) an output; (b) an output stage which includes a pulldown device and a pullup device coupled to the output, wherein the pullup device is deactivated before said pulldown device is activated; (c) an input stage, comprising first and second transistors of a first conductivity type, and third and fourth transistors of a second conductivity type, said transistors gated by an input node, a first terminal of said first transistor connected to a supply potential, a second terminal of said first transistor and a first terminal of said second transistor connected to a first node, a second terminal of said second transistor and a first terminal of said third transistor connected to a second node, a second terminal of said third transistor and a first terminal of said fourth transistor connected to a third node, a second terminal of said fourth transistor connected to a reference potential; (d) a middle stage, comprising fifth and sixth transistors of said second conductivity type, said fifth transistor gated by said second node, said sixth transistor gated by said input node, a first terminal of said fifth transistor connected to said supply potential, a second terminal of said fifth transistor and a first terminal of said sixth transistor connected to a fourth node, a second terminal of said sixth transistor responsive to said third node; and (e) said output stage comprising a seventh transistor of said first conductivity type and an eighth transistor of said second conductivity type, said seventh transistor gated by said second node, said eighth transistor gated by said fourth node, a first terminal of said seventh transistor connected to said supply potential, a second terminal of said seventh transistor and a first terminal of said eighth transistor connected to an output node, a second terminal of said eighth transistor connected to said reference potential.
Claim 6
Dependent Claim 307 words
A buffer comprising: (a) an output; (b) an output stage which includes a pulldown device and a pullup device coupled to the output, wherein the pullup device is deactivated before said pulldown device is activated; (c) an input stage, comprising first and second transistors of a first conductivity type, and third and fourth transistors of a second conductivity type, said transistors gated by an input node, a first terminal of said first transistor connected to a supply potential, a second terminal of said first transistor and a first terminal of said second transistor connected to a first node, a second terminal of said second transistor and a first terminal of said third transistor connected to a second node, a second terminal of said third transistor and a first terminal of said fourth transistor connected to a third node, a second terminal of said fourth transistor connected to a reference potential; (d) a middle stage, comprising fifth and sixth transistors of said second conductivity type, said fifth transistor gated by said second node, said sixth transistor gated by said input node, a first terminal of said fifth transistor connected to said supply potential, a second terminal of said fifth transistor and a first terminal of said sixth transistor connected to a fourth node, a second terminal of said sixth transistor responsive to said third node; and (e) said output stage comprising a seventh transistor of said first conductivity type and an eighth transistor of said second conductivity type, said seventh transistor gated by said second node, said eighth transistor gated by said fourth node, a first terminal of said seventh transistor connected to said supply potential, a second terminal of said seventh transistor and a first terminal of said eighth transistor connected to an output node, a second terminal of said eighth transistor connected to said reference potential.
Claim 7
Dependent Claim 41 words
The buffer of claim 4, wherein said first and second transistors are minimally sized to gate said fifth and seventh transistors, and wherein said fifth transistor is minimally sized to gate said eighth transistor, thereby reducing power requirements of the buffer.
Claim 8
Dependent Claim 19 words
The buffer of claim 4, wherein said first conductivity type is p and said second conductivity type is n.

References Cited (Backward Citations)

US4295062A Cited
US4379974A Cited
US4506168A Cited
US4461963A Cited
US4563594A Cited
US4563595A Cited
US4734592A Cited
US4687955A Cited
EP0283915A2 Cited
US4818901A Cited
JPH032414A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-09-17 1994-03-19 1994-09-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-09-17 1998-03-19 1998-09-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-09-17 2002-03-19 2002-09-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag