US4524448A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Variable delay unit for data synchronizer using phase-sensitive counter to vary the delay
Assignee: Wincor Nixdorf International GmbH
•
Filing: 1982-09-23
•
Granted: 1985-06-18
•
Expires: 2002-09-23
Abstract
Abstract A signal processing circuit for a signal varying in its properties, e.g., in its degress of distortion, in which the input signal is fed in parallel to two similar processing circuits e.g., equalizers, the characteristic of which can be varied by a control signal, wherein the control signal from the one processing circuit is periodically varied and the output signal is fed to a detector circuit which in optimum signal processing emits a trigger pulse to a holding circuit 52 which stores the corresponding control signal level, which is fed to the second processing circuit. A variable delay unit for the data is controlled by a continuously varying up-down counter, the contents of which continuously vary at the rate of a high frequency clock pulse. The direction of count and the time of the count is controlled by comparing the relative time-positions or phases of a timing pulse received with the data and a timing pulse generated at the receiver.
Inventors
- 👤 Josef Hullwegen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 18:54
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0337; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/081; H03L7/0812; H03L7/0814; H04L25/00; H04L25/02; H04L25/03; H04L25/03006; H04L25/03012; H04L25/03019; H04L7/0016; H04L7/0033; H04L7/0041
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
225 words
A device for phase synchronization between the data received on one terminal and a local receiver timing pulse appearing at another terminal in a data transmission unit, including a variable delay unit having an input connected to said one terminal to receive said data, said variable delay unit also having an output, synchronizer means connected to the delay unit to recover a data timing pulse from said received data, a phase comparator for comparing the relative time-position of the data timing pulse and the time-position of the receiver timing pulse appearing at said another terminal, a source of clock signals having a constant frequency which is higher than the frequency of the timing pulses, a bidirectional counter having an input connected to continuously receive the clock pulses and for storing the phase difference between the data pulse and the receiver pulse in the form of a counter position, the phase comparator being connected to the counter to control the direction of count, said delay unit being connected to the counter to be controlled by the content therein such that the delay depends on the counter contents, whereby the relative time-position can be determined continuously and the counter contents can be correspondingly corrected upward or downward, and that the delay unit delays the transmission of received data to said delay output according to the relative time-position.
Claim 2
Independent Claim
225 words
A device for phase synchronization between the data received on one terminal and a local receiver timing pulse appearing at another terminal in a data transmission unit, including a variable delay unit having an input connected to said one terminal to receive said data, said variable delay unit also having an output, synchronizer means connected to the delay unit to recover a data timing pulse from said received data, a phase comparator for comparing the relative time-position of the data timing pulse and the time-position of the receiver timing pulse appearing at said another terminal, a source of clock signals having a constant frequency which is higher than the frequency of the timing pulses, a bidirectional counter having an input connected to continuously receive the clock pulses and for storing the phase difference between the data pulse and the receiver pulse in the form of a counter position, the phase comparator being connected to the counter to control the direction of count, said delay unit being connected to the counter to be controlled by the content therein such that the delay depends on the counter contents, whereby the relative time-position can be determined continuously and the counter contents can be correspondingly corrected upward or downward, and that the delay unit delays the transmission of received data to said delay output according to the relative time-position.
Claim 3
Dependent Claim
114 words
A device as claimed in claim 1 wherein the phase comparator circuit includes: a first scaler which counts down the data timing pulse rate in a 1:2 ratio, a D flip-flop, the D input of which is connected with the output of the first scaler, a second scaler connected to receive the received timing pulse and a NAND element, the input of which is connected with the output of the second scaler, the other input of which is connected by way of a NOT gate with the input of the second scaler and the output of which by way of another NOT gate is connected with the timing pulse input of the D flip-flop.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1988-06-17 | 1988-12-17 | 1989-06-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1992-06-17 | 1992-12-17 | 1993-06-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1996-06-17 | 1996-12-17 | 1997-06-18 | $7700.00 | Window Closed / Lapsed |