US5613077A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and circuit for communication between a module and a bus controller in a wafer-scale integrated circuit system
Assignee: Peraso Inc
•
Filing: 1994-09-14
•
Granted: 1997-03-18
•
Expires: 2014-09-14
Abstract
Abstract A fault-tolerant, high-speed wafer scale system comprises a plurality of functional modules, a parallel hierarchical bus which is fault-tolerant to defects in an interconnect network, and one or more bus masters. This bus includes a plurality of bus lines segmented into sections and linked together by programmable bus switches and bus transceivers or repeaters in an interconnect network. By: 1) use of small block size (512K bit) for the memory modules; 2) use of programmable identification register to facilitate dynamic address mapping and relatively easy incorporation of global redundancy; 3) Use of a grid structure for the bus to provide global redundancy for the interconnect network; 4) Use of a relatively narrow bus consisting of 13 signal lines to keep the total area occupied by the bus small; 5) Use of segmented bus lines connected by programmable switches and of bus defects; 6) use of special circuit for bus transceivers and asynchronous handshakes to facilitate dynamic bus configuration; 7) use of programmable control register to facilitate run-time bus reconfiguration; 8) Use of spare bus lines to provide local redundancy for the bus; and 9) Use of spare rows and columns in the memory module to provide local redundancy, high defect tolerance in the hierarchical bus is obtained.
Inventors
- 👤 Wing Y. Leung
- 👤 Fu-Chieh Hsu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 15:52
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/0264; H04L25/0272; G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1012; G06F11/1032; G06F11/16; G06F11/20; G06F11/2002; G06F11/2007; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0653; G06F12/0661; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4072; G06F13/4077; G11; G11C; G11C29/00; G11C29/006; G11C29/04; G11C29/08; G11C29/48; G11C29/70; G11C29/76; G11C29/78; G11C29/80; G11C29/808; G11C29/83; G11C29/832; G11C29/88; H04L25/026; H04L5/00; H04L5/14; H04L5/1461; H10; H10P; H10P74/00; H10P74/23; H10P74/232; G06F11/006; G11C2029/0401; G11C2029/0411; G11C29/12; G11C2029/4402; G11C29/81; G11C5/00; G11C5/02; G11C5/04; H04L25/028; H04L25/029; H04L25/0292; H10D; H10D89/00; Y; Y10; Y10S; Y10S257/00; Y10S257/907
Claims Analysis
Total Claims: 38
Claim 1
Independent Claim
179 words
A method for communication between a communicating module in a plurality of memory modules and a memory controller through a bus system having a set of signal lines, a set of control lines, and a plurality of bus transceivers, said method comprising the steps of: transferring bus control signals through the set of control lines to said bus transceivers using an asynchronous scheme; operating said bus transceivers in response to said bus control signals to control directions of signal transfer on said set of signal lines; selectively enabling said bus transceivers in response to at least one of said bus control signals, and selectively disabling said bus transceivers in response to said at least one of said bus control signals, thereby dynamically controlling the configuration of said bus system; and then using a source-synchronous scheme for transferring data, address and timing information through the set of signal lines, said timing information being driven by a source device from which the data information is sent, said timing information being used by a receiving device to latch in the data information.
Claim 2
Independent Claim
179 words
A method for communication between a communicating module in a plurality of memory modules and a memory controller through a bus system having a set of signal lines, a set of control lines, and a plurality of bus transceivers, said method comprising the steps of: transferring bus control signals through the set of control lines to said bus transceivers using an asynchronous scheme; operating said bus transceivers in response to said bus control signals to control directions of signal transfer on said set of signal lines; selectively enabling said bus transceivers in response to at least one of said bus control signals, and selectively disabling said bus transceivers in response to said at least one of said bus control signals, thereby dynamically controlling the configuration of said bus system; and then using a source-synchronous scheme for transferring data, address and timing information through the set of signal lines, said timing information being driven by a source device from which the data information is sent, said timing information being used by a receiving device to latch in the data information.
Claim 3
Dependent Claim
37 words
A method as in claim 1, wherein a path on the bus system through which said data and address information pass and a path on the bus system through which said timing information passes are fully matched.
Claim 4
Dependent Claim
18 words
A method as in claim 1, wherein said information transferred according to said source-synchronous scheme is in packets.
Claim 5
Dependent Claim
34 words
A method as in claim 3, wherein said bus control signals cause said bus system to enter into one of an idle state, a receiving state, a transmitting state and a high impedance state.
Claim 6
Dependent Claim
55 words
A method as in claim 3, wherein said bus control signals comprise a bus busy control signal which indicates the beginning and end of a transfer of information, a transmit/receive control signal which controls direction of signal transfer and a high impedance control signal which enables and disables high impedance states of said bus transceivers.
Claim 7
Dependent Claim
39 words
A method as in claim 5, wherein a falling edge of said bus busy control signal indicates the beginning of a packet transfer and a rising edge of said bus busy control signal indicates the end of a transfer.
Claim 8
Dependent Claim
15 words
A method as in claim 3, wherein said packets comprise command packets and data packets.
Claim 9
Dependent Claim
22 words
A method as in claim 7, wherein said command packets are broadcast by said memory controller to said plurality of memory modules.
Claim 10
Dependent Claim
17 words
A method as in claim 7, wherein said data packets are sent using a point-to-point communication mode.
Claim 11
Dependent Claim
31 words
A method as in claim 9, wherein only a portion of said bus system that connects between said communicating module and said memory controller is activated during said point-to-point communication mode.
Claim 12
Dependent Claim
16 words
A method as in claim 1, wherein said timing information is derived from a system clock.
Claim 13
Dependent Claim
133 words
A bus system on a semiconductor device for communication between a communications module which is one of a plurality of communications modules and a bus master, said bus system comprising: a hierarchical bus connecting said bus master and said communications modules; a plurality of programmable bus transceivers connected to said hierarchical bus; means for selectively enabling said bus transceivers in response to a plurality of bus control signals transmitted on said hierarchical bus, and for selectively disabling said bus transceivers in response to said plurality of bus control signals, thereby dynamically controlling the configuration of said bus system; means for asynchronously transferring said bus control signals from said bus master to said communications module; and means for source-synchronously transferring command, data, address and clock signals between said communications module and said bus master.
Claim 14
Dependent Claim
133 words
A bus system on a semiconductor device for communication between a communications module which is one of a plurality of communications modules and a bus master, said bus system comprising: a hierarchical bus connecting said bus master and said communications modules; a plurality of programmable bus transceivers connected to said hierarchical bus; means for selectively enabling said bus transceivers in response to a plurality of bus control signals transmitted on said hierarchical bus, and for selectively disabling said bus transceivers in response to said plurality of bus control signals, thereby dynamically controlling the configuration of said bus system; means for asynchronously transferring said bus control signals from said bus master to said communications module; and means for source-synchronously transferring command, data, address and clock signals between said communications module and said bus master.
Claim 15
Dependent Claim
30 words
A bus system as in claim 12, wherein said communication between said communications module and said bus master comprises at least a broadcast communication mode and a point-to-point communication mode.
Claim 16
Dependent Claim
31 words
A bus system as in claim 13, wherein only a portion of said bus system connected between said communications module and said bus master is activated during said point-to-point communication mode.
Claim 17
Dependent Claim
37 words
A bus system as in claim 12, wherein said command, data and address signals are transmitted in a packet format which includes an identification number of said communications module and an operation instruction for said communications module.
Claim 18
Dependent Claim
45 words
The bus system of claim 12, wherein each of said communications modules comprise: a plurality of memory blocks connected to said hierarchical bus; and bus drivers connected to said hierarchical bus, said bus drivers buffering bus signals between said hierarchical bus and said memory blocks.
Claim 19
Dependent Claim
83 words
A bus system as in claim 16, wherein each of said memory blocks comprises a plurality of rows of memory cells, each of said rows having a corresponding row address, wherein a plurality of said memory blocks have a cached row of memory cells, and wherein each of said communications modules further comprises a plurality of address registers for holding row addresses for each cached row of memory cells, and an address register for holding a base address for a current cache access.
Claim 20
Dependent Claim
29 words
A bus system as in claim 16, wherein each of said communications modules further comprise a plurality of control registers for selecting, activating, and deactivating the corresponding communications module.
Claim 21
Dependent Claim
52 words
A bus system as in claim 18, wherein a first one of said control registers comprises a non-volatile memory element for storing a communication address of the corresponding communications module, and a second one of said control registers comprises a programmable register for storing a communication address of the corresponding communications module.
Claim 22
Dependent Claim
17 words
A bus system as in claim 18, wherein one of said control registers comprises a configuration register.
Claim 23
Dependent Claim
50 words
A bus system as in claim 20, wherein said configuration register comprises a spare/active bit for setting said communications module into one of a spare state and an active state, wherein memory accesses to said communications module are allowed in said active state and are prevented in said spare state.
Claim 24
Dependent Claim
27 words
A bus system as in claim 20, wherein said configuration register comprises a short/long bit for setting a length of a cache line in said communications module.
Claim 25
Dependent Claim
25 words
A bus system as in claim 20, wherein said configuration register comprises bits for indicating byte length of a data packet used in data communication.
Claim 26
Dependent Claim
41 words
A bus system as in claim 16, wherein each of said communications modules further comprise: an internal bus coupled to said memory blocks; and two first-in first-out memory elements for matching communication bandwidth between said hierarchical bus and said internal bus.
Claim 27
Dependent Claim
129 words
A programmable bus transceiver for a hierarchical bus having a plurality of lines, comprising: a plurality of bi-directional, tri-state buffers for buffering signals in each bus line of said hierarchical bus along one of two opposite bus directions; an identification register for storing an address of said bus transceiver; a comparator for comparing a current address on said hierarchical bus with the address of said bus transceiver; and a control register for enabling output of said transceiver and controlling said directions along which said signals are buffered, wherein said bus transceiver is configured in response to control signals written to said control register, and wherein said control signals are written from said hierarchical bus to said control register when said current address matches the address of said bus transceiver.
Claim 28
Dependent Claim
129 words
A programmable bus transceiver for a hierarchical bus having a plurality of lines, comprising: a plurality of bi-directional, tri-state buffers for buffering signals in each bus line of said hierarchical bus along one of two opposite bus directions; an identification register for storing an address of said bus transceiver; a comparator for comparing a current address on said hierarchical bus with the address of said bus transceiver; and a control register for enabling output of said transceiver and controlling said directions along which said signals are buffered, wherein said bus transceiver is configured in response to control signals written to said control register, and wherein said control signals are written from said hierarchical bus to said control register when said current address matches the address of said bus transceiver.
Claim 29
Dependent Claim
20 words
A bus transceiver as in claim 25, wherein said bi-directional, tri-state buffers each comprise circuits to disable said bus transceiver.
Claim 30
Dependent Claim
13 words
A bus transceiver as in claim 26, wherein said circuits comprise programmable switches.
Claim 31
Dependent Claim
24 words
A bus transceiver as in claim 25, wherein said identification register comprises a non-volatile programmable element for storing said address of said bus transceiver.
Claim 32
Dependent Claim
12 words
A transceiver as in claim 25, wherein said control register is programmable.
Claim 33
Dependent Claim
95 words
A circuit comprising: a plurality of communicating modules; a source device; a bus having data paths and clock paths connecting said communicating modules and said source device; and clock frequency programming means located within each of said communicating modules for selecting a frequency of communication between at least one of said communicating modules and said source device, wherein each of said clock frequency programming means generates a clock signal having a frequency corresponding to said selected frequency of communication in response to a clock select signal transmitted from said source device to said communicating modules.
Claim 34
Dependent Claim
95 words
A circuit comprising: a plurality of communicating modules; a source device; a bus having data paths and clock paths connecting said communicating modules and said source device; and clock frequency programming means located within each of said communicating modules for selecting a frequency of communication between at least one of said communicating modules and said source device, wherein each of said clock frequency programming means generates a clock signal having a frequency corresponding to said selected frequency of communication in response to a clock select signal transmitted from said source device to said communicating modules.
Claim 35
Dependent Claim
45 words
A circuit as in claim 30, wherein data signals are transmitted through said data paths, clock signals are transmitted through said clock paths, and said data paths and said clock paths are substantially matched to minimize skews between said data signals and said clock signals.
Claim 36
Dependent Claim
28 words
A circuit as in claim 30, wherein each said clock frequency programming means comprises a frequency-programmable ring oscillator for generating a plurality of clock signals having different frequencies.
Claim 37
Dependent Claim
18 words
A circuit as in claim 32, wherein said plurality of communicating modules are fabricated on the same chip.
Claim 38
Dependent Claim
27 words
A circuit as in claim 30, wherein said clock frequency programming means derives said clock signal from a system clock in response to said clock select signal.
References Cited (Backward Citations)
US3585378A
Cited
US3651473A
Cited
US3761879A
Cited
US3849872A
Cited
US3803562A
Cited
US3983537A
Cited
US4038648A
Cited
US4007452A
Cited
US4071887A
Cited
US4063225A
Cited
US4092733A
Cited
US4132869A
Cited
US4188670A
Cited
US4227045A
Cited
US4215430A
Cited
US4355387A
Cited
US4319356A
Cited
US4329685A
Cited
US4379327A
Cited
US4407014A
Cited
US4467400A
Cited
US4458297A
Cited
US4494196A
Cited
US4400794A
Cited
US4639861A
Cited
JPS59212962A
Cited
US4615017A
Cited
US4649384A
Cited
US4605928A
Cited
US4639933A
Cited
US4627058A
Cited
US4703436A
Cited
US4646298A
Cited
US4637073A
Cited
US4663758A
Cited
EP0178949A2
Cited
US4736365A
Cited
US4653050A
Cited
US4630355A
Cited
US4707808A
Cited
US4667328A
Cited
US5206832A
Cited
US4823363A
Cited
US4719621A
Cited
US4847615A
Cited
US4906987A
Cited
US4872137A
Cited
US4876700A
Cited
US4680780A
Cited
US4890224A
Cited
US4866508A
Cited
US4943914A
Cited
US4881232A
Cited
US5133064A
Cited
US4926382A
Cited
US5045725A
Cited
US4943966A
Cited
US5055897A
Cited
US5001712A
Cited
US4912633A
Cited
US4985895A
Cited
US4984192A
Cited
US5111434A
Cited
US4970724A
Cited
US5077738A
Cited
US4980765A
Cited
US4974048A
Cited
EP0389203A2
Cited
US5043820A
Cited
US5020020A
Cited
US5379258A
Cited
US5111271A
Cited
US4955020A
Cited
US5187779A
Cited
US5077737A
Cited
US5218686A
Cited
US5125006A
Cited
US5161152A
Cited
US5021985A
Cited
US5077596A
Cited
US5128737A
Cited
US5118975A
Cited
US5103424A
Cited
US5252507A
Cited
US5243703A
Cited
US5261077A
Cited
US5278967A
Cited
US5214657A
Cited
US5243623A
Cited
US5159273A
Cited
US5131015A
Cited
US5204836A
Cited
US5247522A
Cited
US5265216A
Cited
US5329559A
Cited
US5254883A
Cited
US5268639A
Cited
US5329174A
Cited
US5402388A
Cited
US5434996A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-03-17 | 2000-09-16 | 2001-03-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-03-17 | 2004-09-16 | 2005-03-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-03-17 | 2008-09-16 | 2009-03-18 | $7700.00 | Window Closed / Lapsed |