US4649384A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for fault tolerant serial communication of digital information
Assignee: Dialogic Systems Corp
•
Filing: 1983-10-07
•
Granted: 1987-03-10
•
Expires: 2003-10-07
Abstract
Abstract A method and apparatus for serial communication of digital information in an information processing system for high throughput fault tolerant communication is disclosed. High throughput is achieved by providing a multiplicity of communication circuits, which are preferably four-wire, full duplex bidirectional channels for serial communication of digital information, and by providing full duplex, bidirectional communication of messages at a first rate and half duplex, unidirectional communication of large blocks of data at a second higher rate over the communication circuits. Fault tolerance for serial communication of digital information is provided by the multiplicity of communication circuits so that if one communication circuit is inoperative the remainder of the communication circuits is available for communication. The method and apparatus facilitate circuit implementation of an architecture for high throughout fault tolerant serial communication of digital information in a loosely coupled information processing system. Other features are also disclosed.
Inventors
- 👤 Stephen J. Sheafor
- 👤 Ken K. S. Weng
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 12:45
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/124; G06F13/128; G06F13/14; G06F13/20; G06F13/28; G06F13/38; G06F15/00; G06F15/16; G06F15/163; G06F15/17; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/16; G06F11/20
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
168 words
A method for digital information communication whereby at least one of a plurality of information processing elements is coupled to at least one other of the plurality of information processing elements, comprising the steps of: interfacing each of the plurality of information processing elements to a plurality of coupling means; exchanging digital information in the form of messages among a plurality of communication controller means under control of the plurality of communication controller means, at least certain of the messages exchanged among the plurality of communication controller means being for control of the exchange of digital information in the form of data among the plurality of coupling means for use by the plurality of information processing elements; and connecting the plurality of coupling means and communication controller means to a plurality of four-wire, full duplex communication circuits for transferring digital information among the plurality of coupling means and communication controller means, respectively, in bit-serial format; whereby high throughput fault tolerant digital information communication in serial format is provided.
Claim 2
Independent Claim
168 words
A method for digital information communication whereby at least one of a plurality of information processing elements is coupled to at least one other of the plurality of information processing elements, comprising the steps of: interfacing each of the plurality of information processing elements to a plurality of coupling means; exchanging digital information in the form of messages among a plurality of communication controller means under control of the plurality of communication controller means, at least certain of the messages exchanged among the plurality of communication controller means being for control of the exchange of digital information in the form of data among the plurality of coupling means for use by the plurality of information processing elements; and connecting the plurality of coupling means and communication controller means to a plurality of four-wire, full duplex communication circuits for transferring digital information among the plurality of coupling means and communication controller means, respectively, in bit-serial format; whereby high throughput fault tolerant digital information communication in serial format is provided.
Claim 3
Dependent Claim
34 words
The method of claim 1 wherein the exchange of messages comprises bidirectionally communicating digital information at a first rate and the exchange of data comprises unidirectionally communicating digital information at a second higher rate.
Claim 4
Dependent Claim
194 words
A digital information communication network whereby at least one of a plurality of information processing elements is coupled to at least one other of the plurality of information processing elements, comprising: a plurality of four-wire, full duplex communication circuits; a plurality of coupling means for interfacing each of the plurality of information processing elements to the plurality of communication circuits in order to exchange digital information in the form of data among the plurality of coupling means for use by the plurality of information processing elements; a plurality of communication controller means connected to the plurality of coupling means for exchanging digital information in the form of messages among the plurality of communication controller means, at least certain of the messages exchanged among the plurality of communication controller means being for control of the exchange of data among the plurality of coupling means; and serial interface means for connecting the plurality of coupling means and communication controller means to the plurality of communication circuits for transferring digital information among the plurality of coupling means and communication controller means, respectively, in bit-serial format; thereby providing high throughput fault tolerant digital information communication in serial format.
Claim 5
Dependent Claim
194 words
A digital information communication network whereby at least one of a plurality of information processing elements is coupled to at least one other of the plurality of information processing elements, comprising: a plurality of four-wire, full duplex communication circuits; a plurality of coupling means for interfacing each of the plurality of information processing elements to the plurality of communication circuits in order to exchange digital information in the form of data among the plurality of coupling means for use by the plurality of information processing elements; a plurality of communication controller means connected to the plurality of coupling means for exchanging digital information in the form of messages among the plurality of communication controller means, at least certain of the messages exchanged among the plurality of communication controller means being for control of the exchange of data among the plurality of coupling means; and serial interface means for connecting the plurality of coupling means and communication controller means to the plurality of communication circuits for transferring digital information among the plurality of coupling means and communication controller means, respectively, in bit-serial format; thereby providing high throughput fault tolerant digital information communication in serial format.
Claim 6
Dependent Claim
59 words
The apparatus of claim 3 wherein the plurality of communication circuits forms a set of communication circuits for bidirectionally communicating digital information in the form of messages at a first rate and characterized in that a predetermined subset of the communication circuits is provided for unidirectionally communicating digital information in the form of data at a second higher rate.
Claim 7
Dependent Claim
193 words
A digital information communication network whereby at least one of a plurality of information processing elements is coupled to at least one other of the plurality of information processing elements, comprising: a plurality m of four-wire, full duplex communication circuits; a plurality n of personality module circuits connected to the plurality of information processing elements and a preselected subset of the m communication circuits for interfacing the plurality of information processing elements to the preselected subset of the m communication circuits in order to exchange digital information in the form of data among the n personality module circuits; and a plurality n of system module circuits connected to the m communication circuits and the n personality module circuits for exchanging digital information in the form of messages among the n system module circuits, at least certain of the messages exchanged among the n system module circuits being for control of the exchange of data among the n personality module circuits; the data and messages being exchanged among the n personality module circuits and n system module circuits, respectively, in bit-serial format; thereby providing high throughput fault tolerant digital information communication in serial format.
Claim 8
Dependent Claim
193 words
A digital information communication network whereby at least one of a plurality of information processing elements is coupled to at least one other of the plurality of information processing elements, comprising: a plurality m of four-wire, full duplex communication circuits; a plurality n of personality module circuits connected to the plurality of information processing elements and a preselected subset of the m communication circuits for interfacing the plurality of information processing elements to the preselected subset of the m communication circuits in order to exchange digital information in the form of data among the n personality module circuits; and a plurality n of system module circuits connected to the m communication circuits and the n personality module circuits for exchanging digital information in the form of messages among the n system module circuits, at least certain of the messages exchanged among the n system module circuits being for control of the exchange of data among the n personality module circuits; the data and messages being exchanged among the n personality module circuits and n system module circuits, respectively, in bit-serial format; thereby providing high throughput fault tolerant digital information communication in serial format.
Claim 9
Dependent Claim
59 words
The apparatus of claim 5 wherein the m communication circuits form a set of communication circuits for bidirectionally communicating digital information in the form of messages at a first rate and characterized in that a predetermined subset of the m communication circuits is provided for unidirectionally communicating digital information in the form of data at a second higher rate.
Claim 10
Dependent Claim
305 words
A digital information communication network whereby at least one of a plurality of information processing elements is loosely coupled to at least one other of the plurality of information processing elements, comprising: a plurality m of four-wire, full duplex communication channels; a plurality n of personality module circuits connected to the plurality of information processing elements and a preselected subset of the m communication channels for interfacing the plurality of information processing elements to the preselected subset of the m communication channels in order to exchange digital information in the form of data among the n personality module circuits, each one of the n personality module circuits including a first serial interface comprising: (a) a first direct memory access interface in series with (b) a first serial interface circuit in series with (c) a first multiplexer circuit; the first serial interface for connecting the associated personality module circuit to the preselected subset of the m communication channels; and a plurality n of system module circuits connected to the m communication channels and the n personality module circuits for exchanging digital information in the form of messages among the n system module circuits, at least certain of the messages exchanged among the n system module circuits being for control of the exchange of data among the n personality module circuits, each one of the n system module circuits including at least a second serial interface comprising: (a) a second direct memory access interface (b) a second serial interface circuit in series with (c) a second multiplexer circuit; the second serial interface for connecting the associated system module circuit to the m communication channels; the data and messages being exchanged among the n personality module circuits and n system module circuits, respectively, in bit-serial format; thereby providing high throughput fault tolerant digital information communication in serial format.
Claim 11
Dependent Claim
305 words
A digital information communication network whereby at least one of a plurality of information processing elements is loosely coupled to at least one other of the plurality of information processing elements, comprising: a plurality m of four-wire, full duplex communication channels; a plurality n of personality module circuits connected to the plurality of information processing elements and a preselected subset of the m communication channels for interfacing the plurality of information processing elements to the preselected subset of the m communication channels in order to exchange digital information in the form of data among the n personality module circuits, each one of the n personality module circuits including a first serial interface comprising: (a) a first direct memory access interface in series with (b) a first serial interface circuit in series with (c) a first multiplexer circuit; the first serial interface for connecting the associated personality module circuit to the preselected subset of the m communication channels; and a plurality n of system module circuits connected to the m communication channels and the n personality module circuits for exchanging digital information in the form of messages among the n system module circuits, at least certain of the messages exchanged among the n system module circuits being for control of the exchange of data among the n personality module circuits, each one of the n system module circuits including at least a second serial interface comprising: (a) a second direct memory access interface (b) a second serial interface circuit in series with (c) a second multiplexer circuit; the second serial interface for connecting the associated system module circuit to the m communication channels; the data and messages being exchanged among the n personality module circuits and n system module circuits, respectively, in bit-serial format; thereby providing high throughput fault tolerant digital information communication in serial format.
Claim 12
Dependent Claim
59 words
The apparatus of claim 7 wherein the m communication circuits form a set of communication circuits for bidirectionally communicating digital information in the form of messages at a first rate and characterized in that a predetermined subset of the m communication circuits is provided for unidirectionally communicating digital information in the form of data at a second higher rate.
Claim 13
Independent Claim
217 words
A method for digital information communication whereby at least one of a plurality of information processing elements is coupled to at least one other of the plurality of information processing elements, comprising the steps of: interfacing each of the plurality of information processing elements to a plurality of coupling means, each information processing element being associated with one coupling means; interfacing each of the pluraltity of coupling means with a plurality of communication controller means, each coupling means being associated with one communication controller means; exchanging digital information in the form of messages among the plurality of communication controller means under control of the plurality of communication controller means, at least certain of the messages exchanged among the plurality of communication controller means being for control of the exchange of digital information in the form of data among the plurality of coupling means for use by the plurality of information processing elements; and connecting the plurality of coupling means and their associated communication controller means to a plurality of four-wire, full duplex communication circuits for transferring digital information among the plurality of coupling means, on the one hand, and among the plurality of communication controller means, on the other hand, respectively, in bit-serial format; whereby high throughput fault tolerant digital information communication in serial format is provided.
Claim 14
Independent Claim
217 words
A method for digital information communication whereby at least one of a plurality of information processing elements is coupled to at least one other of the plurality of information processing elements, comprising the steps of: interfacing each of the plurality of information processing elements to a plurality of coupling means, each information processing element being associated with one coupling means; interfacing each of the pluraltity of coupling means with a plurality of communication controller means, each coupling means being associated with one communication controller means; exchanging digital information in the form of messages among the plurality of communication controller means under control of the plurality of communication controller means, at least certain of the messages exchanged among the plurality of communication controller means being for control of the exchange of digital information in the form of data among the plurality of coupling means for use by the plurality of information processing elements; and connecting the plurality of coupling means and their associated communication controller means to a plurality of four-wire, full duplex communication circuits for transferring digital information among the plurality of coupling means, on the one hand, and among the plurality of communication controller means, on the other hand, respectively, in bit-serial format; whereby high throughput fault tolerant digital information communication in serial format is provided.
Claim 15
Dependent Claim
34 words
The method of claim 9 wherein the exchange of messages comprises bidirectionally communicating digital information at a first rate and the exchange of data comprises unidirectionally communicating digital information at a second higher rate.
Claim 16
Dependent Claim
236 words
A digital information communication network whereby at least one of a plurality of information processing elements is coupled to at least one other of the plurality of information processing elements, comprising: a plurality of four-wire, full duplex communication circuits; a plurality of coupling means connected to the plurality of information processing elements, each information processing element being associated with one coupling means, for interfacing each of the plurality of information processing elements to the plurality of communication circuits in order to exchange digital information in the form of data among the plurality of coupling means for use by the plurality of information processing elements; a plurality of communication controller means connected to the plurality of coupling means, each communication controller means being associated with one coupling means, for exchanging digital information in the form of messages among the plurality of communication controller means, at least certain of the messages exchanged among the plurality of communication controller means being for control of the exchange of data among the plurality of coupling means; and serial interface means for connecting the plurality of coupling means and their associated communication controller means to the plurality of communication circuits for transferring digital information among the plurality of coupling means, on the one hand, and among the plurality of communication controller means, on the other hand, respectively, in bit-serial format; thereby providing high throughput fault tolerant digital information communication in serial format.
Claim 17
Dependent Claim
236 words
A digital information communication network whereby at least one of a plurality of information processing elements is coupled to at least one other of the plurality of information processing elements, comprising: a plurality of four-wire, full duplex communication circuits; a plurality of coupling means connected to the plurality of information processing elements, each information processing element being associated with one coupling means, for interfacing each of the plurality of information processing elements to the plurality of communication circuits in order to exchange digital information in the form of data among the plurality of coupling means for use by the plurality of information processing elements; a plurality of communication controller means connected to the plurality of coupling means, each communication controller means being associated with one coupling means, for exchanging digital information in the form of messages among the plurality of communication controller means, at least certain of the messages exchanged among the plurality of communication controller means being for control of the exchange of data among the plurality of coupling means; and serial interface means for connecting the plurality of coupling means and their associated communication controller means to the plurality of communication circuits for transferring digital information among the plurality of coupling means, on the one hand, and among the plurality of communication controller means, on the other hand, respectively, in bit-serial format; thereby providing high throughput fault tolerant digital information communication in serial format.
Claim 18
Dependent Claim
59 words
The apparatus of claim 11 wherein the plurality of communication circuits forms a set of communication circuits for bidirectionally communicating digital information in the form of messages at a first rate and characterized in that a predetermined subset of the communication circuits is provided for unidirectionally communicating digital information in the form of data at a second higher rate.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-03-09 | 1990-09-08 | 1991-03-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-03-09 | 1994-09-08 | 1995-03-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-03-09 | 1998-09-08 | 1999-03-10 | $7700.00 | Window Closed / Lapsed |